



Product Specification

AU OPTRONICS CORPORATION

(V) Preliminary Specifications

() Final Specifications

Module	10.1"(10.06")WUXGA 16:10 Color TFT-LCD with LED Backlight design
Model Name	B101UAN01.E_H/W 0A
Note	<i>LED Backlight</i>

Customer	Date	Approved by	Date
		<u>Marcus Yen</u>	<u>2013/12/04</u>
Checked & Approved by	Date	Prepared by	Date
		<u>Katrina Chen</u>	<u>2013/12/04</u>
Note: This Specification is subject to change without notice.		MPBU Marketing Division AU Optronics corporation	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	20
6. Signal Interface Characteristic	22
6.1 Pixel Format Image	22
6.2 The Input Data Format	23
6.3 Integration Interface Requirement	24
6.4 MIPI Interface Timing	26
6.5 Power ON/OFF Sequence	27
7. Panel Reliability Test	28
7.1 Vibration Test	28
7.2 Shock Test	28
7.3 Reliability Test	28
8. Mechanical Characteristics	29
8.1 LCM Outline Dimension	29
9. Shipping and Package	31
9.1 Shipping Label Format	31
9.2 Carton Package	32
9.3 Shipping Package of Palletizing Sequence	32
10. Appendix	33
10.1 EDID Description	33

Record of Revision

[illegible]



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentarily. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



Product Specification

AU OPTRONICS CORPORATION

2. General Description

B101UAN01.E is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:10 WUXGA, 1920(H) x1200(V) screen and 16.7M colors (RGB 6-bits + Hi-FRC). All input signals are MIPI interface compatible.

B101UAN01.E is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	256.42 (10.06")			
Active Area	[mm]	216.81 (H) x 135.50 (V)			
Pixels H x V		1920 x 3(RGB) x 1200			
Pixel Pitch	[mm]	0.11292 X 0.11292			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally Black (AHVA mode)			
White Luminance (ILED=22mA) (Note: ILED is LED current)	[cd/m ²]	400 typ, 340 min			
Luminance Uniformity		1.5 max. (13 points)			
Contrast Ratio		800:1 typ., 600:1 min.			
Response Time	[ms]	25 Typ / 35 Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption (max)	[Watt]	3.0W			
Weight	[Grams]	140 max.			
Physical Size (panel only)	[mm]		Min.	Typ.	Max.
		Length	227.52	227.72	227.92
		Width	148.46	148.66	148.86
		Thickness	-	-	2.45 (Panel side) 4.4 (PCBA side)



Product Specification

AU OPTRONICS CORPORATION


Electrical Interface		MIPI
Surface Treatment		Glare
Support Color		16.7M colors (RGB 6-bit + Hi-FRC)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note				
White Luminance I _{LED} =22mA		5 points average	340	400	---	cd/m ²	1, 4, 5.				
Viewing Angle	θ_R θ_L	Horizontal (Right) CR $\geq$ 10 (Left)	80 80	85 85	---	degree	4, 9				
	ψ_H ψ_L	Vertical (Upper) CR $\geq$ 10 (Lower)	80 80	85 85	---						
Luminance Uniformity	δ_{13P}	13 Points	---	---	1.5		2, 3, 4				
Contrast Ratio	CR		600	800	---		4, 6				
Cross talk	%		---	---	4		4, 7				
Response Time	T _{RT}	Rising + Falling	---	25	35	msec	4, 8				
Color / Chromaticity Coordinates	Red	R _x	CIE 1931	0.560	0.590	0.620		4			
		R _y		0.312	0.342	0.372					
	Green	G _x		0.294	0.324	0.354					
		G _y		0.551	0.581	0.611					
	Blue	B _x		0.122	0.152	0.182					
		B _y		0.088	0.118	0.148					
	White	W _x		0.270	0.300	0.330					
		W _y		0.290	0.320	0.350					
	NTSC			%	-	50			-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

$$\delta_{w5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{w13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$


Note 7 : Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m^2)




Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (ϕ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 39 Pin one channel Module





Product Specification

AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	50	[°C]	Note 4
Operation Humidity	HOP	5	90	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.95	[Watt]	Note 1
IDD	IDD Current	-	-	316	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. ($P_{max}=V_{3.3} \times I_{white}$)

Note 2 : Measure Condition





Product Specification


AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.


MIPI DC/AC Characteristics are as follows;

MIPI Receiver Differential Input (DC Characteristics)					
Symbol	Parameter	Min	Typ	Max	Unit
BR _{MIPI}	Input data bit rate	200	-	1000	Mbps
V _{CMRX}	Common-mode voltage(HS Rx mode)	70	-	330	mV
V _{IDTH}	Differential input high threshold (HS Rx mode)	-	-	70	mV
V _{IDTL}	Differential input low threshold (HS Rx mode)	-70	-	-	mV
V _{IDM}	Differential input voltage range (HS Rx mode)	70	-	500	mV
V _{IHHS}	Single-end input high voltage (HS Rx mode)	-	-	460	mV
V _{ILHS}	Single-end input low voltage (HS Rx mode)	-40	-	-	mV
Z _{ID}	Differential input impedance	80	100	125	Ω
V _{IHLP}	Logic 1 input voltage (LP Rx mode)	880			mV
V _{ILLP}	Logic 0 input voltage (LP Rx mode)			550	mV
V _{OH}	Output high level (LP Tx mode)	1.08	1.2	1.32	V
V _{OL}	Output low level (LP Tx mode)	-50		50	mV



MIPI Receiver Differential Input (AC Characteristics)						
Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$\Delta V_{CMRX(HF)}$	Common-mode interference beyond 450MHz		-	-	100	mV
$\Delta V_{CMRX(LF)}$	Common-mode interference 50MHz ~ 450MHz		-50	-	50	mV
C_{CM}	Common-mode termination		-	-	60	pF
UI_{INST}	UI instantaneous		1		12.5	ns

HS RX Scheme




Symbol	Parameter	Min	Typ	Max	Unit	Notes
$T_{\text{SKEW[TX]}}$	Data to Clock Skew (measured at transmitter)	-0.15		0.15	U_{INST}	1
$T_{\text{SETUP[RX]}}$	Data to Clock Setup Time (receiver)	0.15			U_{INST}	2
$T_{\text{HOLD[RX]}}$	Data to Clock Hold Time (receiver)	0.15			U_{INST}	2

Note:

1. Total silicon and package delay budget of $0.3 \cdot U_{\text{INST}}$
2. Total setup and hold window for receiver of $0.3 \cdot U_{\text{INST}}$

High Speed Data Transmission: Data to Clock Timing



LP Receiver AC Specifications						
Symbol	Parameter	Conditions	Min	Typ	Max	Unit
e_{SPIKE}	Input pulse rejection		-	-	300	V · ps
$T_{\text{MIN-RX}}$	Minimum pulse width response		50	-	-	ns




Product Specification

AU OPTRONICS CORPORATION

V_{INT}	Peak interference amplitude		-	-	200	mV
f_{INT}	Interference frequency		450	-	-	MHz

Input Glitch Rejection of Low-Power Receivers



For MIPI data transmission from TX to TCON works properly in video mode, it is suggested that all of MIPI lanes status follow the scheme showed in below. When power is turned on, all lanes (include clock lane) are into LP-11 status first. When TX wants to start transmitting data to TCON, the clock lane is into HS and start toggling. Then data lanes are into HS and data are transmitted. After data transmissions are finished (ex. H-blanking, V-blanking), the data lanes are returned to LP-11, then clock lane, too. The transmission start from LP-11 and stop in LP-11 on all lanes (include clock lane) are the recommended proper operation sequence for MIPI video mode.



The timing definitions are listed in below,

Parameter	Description	Min	Typ	Max	Unit
TCLK-MISS	Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX.			60	ns
TCLK-POST	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning of TCLK-TRAIL.	60 ns + 52*UI			ns
TCLK-PRE	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI



Product Specification

AU OPTRONICS CORPORATION

TCLK-PREPARE	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
TCLK-SETTLE	Time interval during which the HS receiver shall ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PREPARE.	95		300	ns
TCLK-TERM-EN	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX.			38	ns
TCLK-TRAIL	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
TCLK-PREPARE + TCLK-ZERO	TCLK-PREPARE + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
TD-TERM-EN	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX.			35 ns + 4*UI	ns
TEOT	Transmitted time interval from the start of THS-TRAIL or TCLK-TRAIL, to the start of the LP-11 state following a HS burst.			105 ns + 12*UI	ns
THS-EXIT	Time that the transmitter drives LP-11 following a HS burst.	100			ns
THS-SYNC	HS Sync-Sequence '00011101' period		8		UI
THS-PREPARE	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40 ns + 4*UI		85 ns + 6*UI	ns
THS-PREPARE + THS-ZERO	THS-PREPARE + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 ns + 10*UI			ns
THS-SETTLE	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE.	85 ns + 6*UI		145 ns + 10*UI	ns
THS-SKIP	Time interval during which the HS-RX should ignore any transitions on the Data Lane, following a HS burst. The end point of the interval is defined as the beginning of the LP-11 state following the HS burst.	40		55 ns + 4*UI	ns
THS-TRAIL	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	60 ns + 4*UI			ns
TLPX	Transmitted length of any Low-Power state period	50			ns
Ratio TLPX	Ratio of TLPX(MASTER)/TLPX(SLAVE) between Master and Slave side	2/3		3/2	
TTA-GET	Time that the new transmitter drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		5*TLPX		ns
TTA-GO	Time that the transmitter drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		4*TLPX		ns
TTA-SURE	Time that the new transmitter waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	TLPX		2*TLPX	ns




Product Specification

AU OPTRONICS CORPORATION


Note:

1. The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.
2. TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.

High-Speed Data Transmission in Bursts



Switching the Clock Lane between Clock Transmission and Low-Power Mode



Turnaround Procedure

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.05	[Watt]	(Ta=25°C@400nits)
LED Life-Time	N/A	12,000	-	-	Hour	(Ta=25°C@400nit) Note1.
LED Forward Voltage	VF	2.8	2.95	3.2	[Volt]	(Ta=25°C)
LED Forward Voltage of every LED string	VF-string	-	14.75	16	[Volt]	(Ta=25°C) Note2.
LED Forward Current	IF	-	22	-	[mA]	(Ta=25°C)

Note 1. The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	-		-	[Volt]	Define as Connector Interface (Ta=25°C) Note1.
LED Enable Input High Level	VLED_EN	-	-	-	[Volt]	
LED Enable Input Low Level		-	-	-	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.0	2.5	3.0	[Volt]	
PWM Logic Input Low Level		-	-	0.8	[Volt]	
PWM Input Frequency	FPWM	200	-	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: LED driver IC not on AUO. But this project have CABC function, so must define LED_PWM signal input range for T-con

5.2.3 Dynamic contrast ratio Characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
DCR Mode Duty Index	Duty	TBD	-	TBD	%	Note 1
L0 Gray level	Power	-	TBD	-	Watt	Note 2
L63 Gray level	Power	-	TBD	-	Watt	


Note 1: The minimums dynamic contrast ratio is setting at darkness, and a maximum is setting at brightness.

Note 2: The power saving capability refer to original Backlight power consumption (P)

6. Signal Interface Characteristic


6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



6.2 The Input Data Format

Input Pixel Stream Format (1920RGB in 4 Lanes with RGB 8-8-8 format)



LPS : Low Power State
SoT : Start of Transmission
EoT : End of Transmission
ECC : Error-Correcting Code

6.3 Integration Interface Requirement

6.3.1 MIPI Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	HIROSE
Type / Part Number	FH26W-39S-0.3SH(50)
Mating Housing/Part Number	FPC Cable

6.3.2 MIPI Pin Assignment

MIPI is a differential signal technology for LCD interface and high speed data transfer device.

No.	Pin Name	Description
1	VDD	DC-DC circuit supply voltage(3.3 +/- 0.3V)
2	VDD	DC-DC circuit supply voltage(3.3 +/- 0.3V)
3	VDD	DC-DC circuit supply voltage(3.3 +/- 0.3V)
4	VDD	DC-DC circuit supply voltage(3.3 +/- 0.3V)
5	NC	NC / AUO internal use
6	NC	No Connection
7	LED_PWMIN	System LED PWM signal input for dimming (high level = 2.8 V input to T-con)
8	LED_PWMOUT	Panel LED PWM output to system (high level =2.5V output to system)
9	NC	NC / AUO internal use
10	NC	NC / AUO internal use
11	GND	Ground
12	DSI_D2P/Rx-IN2P	MIPI data pair 2 positive signal
13	DSI_D2N/Rx-IN2N	MIPI data pair 2 negative signal
14	GND	Ground
15	DSI_D1P/Rx-IN1P	MIPI data pair 1 positive signal
16	DSI_D1N/Rx-IN1N	MIPI data pair 1 negative signal
17	GND	Ground
18	DSI_CLKP/Rx-CLKP	MIPI Clock positive signal
19	DSI_CLKN/Rx-CLKN	MIPI Clock negative signal

20	GND	Ground
21	DSI_D0P/Rx-IN0P	MIPI data pair 0 positive signal
22	DSI_D0N/Rx-IN0N	MIPI data pair 0 negative signal
23	GND	Ground
24	DSI_D3P/Rx-IN3P	MIPI data pair 3 positive signal
25	DSI_D3N/Rx-IN3N	MIPI data pair 3 negative signal
26	GND	Ground
27	GND	Ground
28	ID	GND for ID identify (pull low to GND)
29	NC	No Connection
30	LB1	Cathode for light bar
31	LB2	Cathode for light bar
32	LB3	Cathode for light bar
33	LB4	Cathode for light bar
34	LB5	Cathode for light bar
35	LB6	Cathode for light bar
36	NC	No Connection
37	NC	No Connection
38	LED_Vout	Anode for light bar
39	LED_Vout	Anode for light bar

6.4 MIPI Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1920x1200 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Typ.	Max.	Unit
Frame Rate		---	---	60	---	Hz
Clock frequency		1/ T _{Clock}	146.74	148.35	149.96	MHz
Vertical Section	Period	T _V	1206	1212	1218	T _{Line}
	Active	T _{VD}	1200			
	Blanking	T _{VB}	6	12	18	
Horizontal Section	Period	T _H	2028	2040	2052	T _{Clock}
	Active	T _{HD}	1920			
	Blanking	T _{HB}	108	120	132	


Note : 1. DE mode only

6.4.2 Timing diagram



6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.



Power Sequence Timing			
Parameter	Value		Units
	Min.	Max.	
T1	0.5	10	ms
T2	0	50	
T5	200	-	
T6	200	-	
T7	0	50	
T8	0	10	
T11	500	-	
T12	10	-	
T13	10	-	
T14	0.5	10	
T15	10	-	
T16	1*	-	
T17	1*	-	
T18	10	-	

Note: LED_PWM must be pull low(GND) when it is not pull high.

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C , 90%RH, 300h	
High Temperature Operation	Ta= 50°C , Dry, 300h	
Low Temperature Operation	Ta= 0°C , 300h	
High Temperature Storage	Ta= 60°C , 300h	
Low Temperature Storage	Ta= -20°C , 300h	
Thermal Shock Test	Ta=-20°C to 60°C , Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics

8.1 LCM Outline Dimension

8.1.1 Standard Front View




8.1.2 Standard Rear View

9. Shipping and Package


9.1 Shipping Label Format

 XXXXXXXXXXXX-XXXXX	 
 8S5D19A465ER0YSZYMXXXX H/W : 0A F/W:1 Manufactured 12/27 Model No: B101UAN01.E OF1275	

9.2 Carton Package



9.3 Shipping Package of Palletizing Sequence



10. Appendix

10.1 EDID Description

TBD