



# Product Specification

AU OPTRONICS CORPORATION

(✓) Preliminary Specifications

( ) Final Specifications

<b>Module</b>	<b>15.6" (15.6) UHD 16:9 Color TFT-LCD with LED Backlight design</b>
<b>Model Name</b>	B156ZAN03.4 (H/W:0A): DPN: XWHYC
<b>Note</b> (  )	LED Backlight with driving circuit design

<b>Customer</b>	<b>Date</b>
_____	_____
<b>Checked &amp; Approved by</b>	<b>Date</b>
_____	_____
Note: This Specification is subject to change without notice.	

<b>Approved by</b>	<b>Date</b>
_____	_____
<b>Prepared by</b>	<b>Date</b>
<u>Eric DC Liu</u>	<u>2018/05/03</u>
<b>NBBU Marketing Division AU Optronics corporation</b>	

## Contents

<b>1. Handling Precautions .....</b>	<b>4</b>
<b>2. General Description.....</b>	<b>5</b>
2.1 General Specification .....	5
2.2 Optical Characteristics .....	6
<b>3. Functional Block Diagram.....</b>	<b>11</b>
<b>4. Absolute Maximum Ratings .....</b>	<b>12</b>
4.1 Absolute Ratings of TFT LCD Module .....	12
4.2 Absolute Ratings of Environment .....	12
<b>5. Electrical Characteristics .....</b>	<b>13</b>
5.1 TFT LCD Module .....	13
5.2 Backlight Unit .....	16
<b>6. Signal Interface Characteristic .....</b>	<b>17</b>
6.1 Pixel Format Image .....	17
6.2 Integration Interface Requirement .....	18
6.3 Interface Timing.....	20
6.4 Power ON/OFF Sequence .....	21
<b>7. Panel Reliability Test .....</b>	<b>24</b>
7.1 Vibration Test.....	24
7.2 Shock Test .....	24
7.3 Reliability Test .....	24
<b>8. Mechanical Characteristics.....</b>	<b>25</b>
8.1 LCM Outline Dimension.....	25
<b>9. Shipping and Package .....</b>	<b>27</b>
9.1 Shipping Label Format .....	27
9.3 Shipping Package of Palletizing Sequence.....	29
<b>10. Appendix: EDID Description.....</b>	<b>30</b>

## Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2017/10/05	All	First Edition for Customer		
0.2 2017/11/01	P.1		Update DPN	
	P.5	Electrical Interface eDP1.3	Electrical Interface eDP1.4	
	P.25, 26		Update drawing	
	P.27		Update Label	
	P.30		Update EDID	
0.3 2017/12/06	P.16	BLU Power 4.0w	BLU Power 3.3w	
	P.18,19		Add 1 <sup>st</sup> pin assignment notice	
0.4 2018/02/08	P.27		Update Label for X10	
	P.30		Update EDID for X10	
0.5 2018/03/15	P.6		Add OD response time	
	P.9		Add OD notice	
	P. 18		Update Mating Housing	
	P.25 ,26		Update Drawing	
	P.27		Update Label for X11	
	P.30		Update EDID for X11	
0.6 2018/05/03	P.27		Update Label for X20	
	P.30		Update EDID for X20	

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

## 2. General Description

B156ZAN03.4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 UHD, 3840(H) x2160(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156ZAN03.4 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:


Items	Unit	Specifications			
Screen Diagonal	[mm]	394.94			
Active Area	[mm]	344.2176x193.6224			
Pixels H x V		3840 x 3(RGB) x 2160			
Pixel Pitch	[mm]	0.08964 x 0.08964			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally Black			
White Luminance (ILED= 20 mA) <b>(Note: ILED is LED current)</b>	[cd/m <sup>2</sup> ]	300 typ. (5 points average) 255 min. (5 points average)			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		1200:1 typ			
Response Time	[ms]	30 Typ,			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	5.2 W			
Weight	[Grams]	400 max.			
Physical Size <b>Include bracket</b>	[mm]		Min.	Typ.	Max.
		Length	350.33	350.66	350.96
		Width	215.95	216.45	216.95
Thickness		Thickness	3.2 max		
Electrical Interface		4 Lane eDP1.4 (5.4G)			
Glass Thickness	[mm]	0.5			
Surface Treatment		Anti-Glare			
Support Color		16.7M colors ( RGB 8-bit )			
Temperature Range		0 to +50			
Operating	[°C]	-20 to +60			
Storage (Non-Operating)	[°C]				
RoHS Compliance		RoHS Compliance			

## 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance ILED=20 mA		5 points average	250	300	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle	$\theta_R$ $\theta_L$	Horizontal (Right)	80	85	-	degree	4, 9
		CR = 10 (Left)	80	85	-		
	$\psi_H$ $\psi_L$	Vertical (Upper)	80	85	-		
		CR = 10 (Lower)	80	85	-		
Luminance Uniformity	$\delta_{5P}$	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity	$\delta_{13P}$	13 Points	-	-	1.53		2, 3, 4
Contrast Ratio	CR		800	1200	-		4, 6
Cross talk	%				4		4, 7
Response Time	$T_{RT}$	Rising + Falling	-	30	35	msec	4, 8
Response Time	$T_{OD} G To G$			19	24	msec	8
Color / Chromaticity Coordinates	Red	Rx	TBD	TBD	TBD	CIE 1931	4
		Ry	TBD	TBD	TBD		
	Green	Gx	TBD	TBD	TBD		
		Gy	TBD	TBD	TBD		
	Blue	Bx	TBD	TBD	TBD		
		By	TBD	TBD	TBD		
	White	Wx	0.283	0.313	0.343		
		Wy	0.299	0.329	0.359		
	sRGB	%	-	100	-		

**Note 1:** 5 points position (Ref: Active area)



**Note 2:** 13 points position (Ref: Active area)



**Note 3:** The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

**Note 4:** Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the

center of screen.



**Note 5 :** Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points ,  $Y_L = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5$

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6 :** Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$


**Note 7 :** Definition of Cross Talk (CT)

$$CT = | YB - YA | / YA \times 100 (\%)$$

Where


YA = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

YB = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



**Note 8:** Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




The gray to gray response time is defined as the following table.

Gray Level to Gray Level		Target gray level				
		L0	L63	L127	L191	L255
Start gray level	L0					
	L63					
	L127					
	L191					
	L255					

■  $T_{GTG\_typ}$  is the total average time at rising time and falling time of gray to gray.


**Note 9.** Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq 10$ , at the screen center, over a  $180^\circ$  horizontal and  $180^\circ$  vertical range (off-normal viewing angles). The  $180^\circ$  viewing angle range is broken down as follows;  $90^\circ$  ( $\theta$ ) horizontal left and right and  $90^\circ$  ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



### 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)



## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

### 4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C )

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



## 5. Electrical Characteristics

### 5.1 TFT LCD Module

#### 5.1.1 Power Specification



Input power specifications are as follows:

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.9	[Watt]	Note 1
IDD	IDD Current	-	-	633	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Mosaic pattern (PDD (max) = VDD(min) x IDD(max))

Note 2 : Measure Condition



Vin rising time

## 5.1.2 Signal Electrical Characteristics


Signal electrical characteristics are as follows;

### Display Port main link signal:

Differential pair VD+ , VD-  
Which is one Display port  
Main link

VCM of Display port  
Main link

$$V_{diffP-P} = [(VD+) - (VD-)] \times 2$$




Display port main link		Min	Typ	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Follow as VESA display port standard V1.4a

### Display Port AUX\_CH signal:

Differential AUX+ , AUX-  
Which is Display port AUX\_CH



Display port AUX_CH					
		Min	Typ	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Follow as VESA display port standard V1.4a.

**Display Port VHPD signal:**

Display port VHPD					
		Min	Typ	Max	unit
VHPD	HPD Voltage	2.25	-	3.6	V

Follow as VESA display port standard V1.4a.

## 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.3	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 If=20mA

**Note 1:** Calculator value for reference  $P_{LED} = VF$  (Normal Distribution) \*  $I_F$  (Normal Distribution) / Efficiency

**Note 2:** The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	5	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	VLED_EN *Note 1	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.5	[Volt]	
PWM Logic Input High Level	VPWM_EN *Note 1	2.5	-	5.5	[Volt]	
PWM Logic Input Low Level		-	-	0.5	[Volt]	
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

**Note 1 :** Recommend system pull up/down resistor no bigger than 10kohm



## 6.2 Integration Interface Requirement

### 6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	I-PEX or compatible
Type / Part Number	I-PEX 20682-040E-02 or compatible
Mating Housing/Part Number	I-PEX 20679 -040T-01 or compatible

### 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	OD	Dynamic over drive (3.3 +/- 0.3) *note 3
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Comp Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Ch.
16	AUX_CH_N	Comp Signal Auxiliary Ch.
17	H_GND	High Speed Ground
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	LCD_Self_Test	LCD Panel Self Test Enable
23	LCD_GND	LCD logic and driver ground
24	LCD_GND	LCD logic and driver ground

25	LCD GND	LCD logic and driver ground
26	LCD GND	LCD logic and driver ground
27	HPD	HPD signal pin
28	BL_GND	Backlight_ground
29	BL_GND	Backlight_ground
30	BL_GND	Backlight_ground
31	BL_GND	Backlight_ground
32	BL_Enable	Backlight On / Off
33	BL PWM DIM	System PWM signal Input
34	NC	No connect (Reverse for AUO TEST only)
35	NC	No connect (Reverse for AUO TEST only)
36	BL_PWR	Backlight power (5V~21V)
37	BL_PWR	Backlight power (5V~21V)
38	BL_PWR	Backlight power (5V~21V)
39	BL_PWR	Backlight power (5V~21V)
40	NC	No Connect

Note1 : start from right side

Note2 : Input signals shall be low or High-impedance state when VDD is off.

Note3 : If system didn't need to support OD, please provide "GND" signal from system, besides OD and PSR function only can be chosen alternatively.


## 6.3 Interface Timing

Basically, interface timings should match the 3840x2160 /60Hz manufacturing guide line timing.

Parameter	Symbol	Min.	Typ.	Max.	Unit
Frame Rate	-	-	60	-	Hz
Clock frequency	$1/T_{Clock}$	-	533.3	-	MHz
Vertical Section	Period	$T_V$	-	2222	-
	Active	$T_{VD}$	2160		$T_{Line}$
	Blanking	$T_{VB}$	-	62	-
Horizontal Section	Period	$T_H$	-	4000	-
	Active	$T_{HD}$	3840		$T_{Clock}$
	Blanking	$T_{HB}$	-	160	-

Note : 1. DE mode only


### 6.3.2 Timing diagram



## 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

### Display Port panel power sequence:



### Display port interface power up/down sequence, normal system operation

#### Display Port AUX\_CH transaction only:



### Display port interface power up/down sequence, AUX\_CH transaction only

Display Port panel power sequence timing parameter:

Timing parameter	Description	Reqd. by	Limits			Notes
			Min.	Typ.	Max.	
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
T2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
T3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
T6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
T8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
T9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 90% to 10%	source			10ms	
T12	power off time	source	500ms			


**Note 1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.

## Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1 <sup>*</sup>	-
T20	1 <sup>*</sup>	-

Note : When the adapter is hot plugged, the backlight power supply sequence is shown as below.



Seamless change:  $T19/T20 = 5 \times T_{PWM}^*$

<sup>\*</sup> $T_{PWM} = 1/PWM \text{ Frequency}$

## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:**

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:**

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta=0°C, 300h	
High Temperature Storage	Ta= 60°C, 300h	
Low Temperature Storage	Ta= -20°C, 250h	
Thermal Shock Test	Ta=-20°C(30min) ~60°C(30min), 100cycles condition.	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

**Note1:** According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost . Self-recoverable. No hardware failures.

**Remark:** MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



## 8.1.2 Standard Rear View




### 9. Shipping and Package

#### 9.1 Shipping Label Format


 XXXXXXXXXXXXXXXX-XXXXXX    H/W: 0A F/W:1	Manufactured YY/MM Model No: B156ZAN03.4 AU Optronics MADE IN CHINA (K01)		CN-0XWHYC-AUK00 XXX-XXXX-X20 Made in China DP/N 0XWHYC	c  us E204356		
---	--	---	---	---	---	---

Tel: +86 13728663670  
Email: andeic@andesource.com  
www.andesource.com

## 9.2 Carton Package



### 9.3 Shipping Package of Palletizing Sequence



## 10. Appendix: EDID Description

	Byte	Field Name and Comments	Value	Value	Value
	(hex)		(hex)	(binary)	(DEC)
Header	0	Header	00	00000000	0
	1	Header	FF	11111111	255
	2	Header	FF	11111111	255
	3	Header	FF	11111111	255
	4	Header	FF	11111111	255
	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	0
Vendor / Product EDID Version	8	EISA manufacture code = 3 Character ID	06	00000110	6
	9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
	0A	Panel Supplier Reserved – Product Code	EB	11101011	235
	0B	Panel Supplier Reserved – Product Code	34	00110100	52
	0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
	0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
	0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
	0F	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
	10	Week of manufacture	11	00010001	17
	11	Year of manufacture	1C	00011100	28
	12	EDID structure version # = 1	01	00000001	1
	13	EDID revision # = 4	04	00000100	4
	Display Parameters	14	Video I/P definition	A5	10100101
15		Max H image size = ?? cm (Rounded to cm)	22	00100010	34
16		Max V image size = ?? cm (Rounded to cm)	13	00010011	19
17		Display gamma = (gamma × 100) - 100 = Example: ( 2.2 × 100 ) - 100 = 120	78	01111000	120



# Product Specification

AU OPTRONICS CORPORATION

	18	Feature support	02	00000010	2
Panel Color Coordinates	19	Red/Green Low bit (RxRy/GxGy)	09	00001001	9
	1A	Blue/White Low bit (BxBY/WxWy)	25	00100101	37
	1B	Red X Rx = 0.???	A5	10100101	165
	1C	Red Y Ry = 0.???	56	01010110	86
	1D	Green X Rx = 0.???	4F	01001111	79
	1E	Green Y Ry = 0.???	9B	10011011	155
	1F	Blue X Rx = 0.???	27	00100111	39
	20	Blue Y Ry = 0.???	0C	00001100	12
	21	White X Rx = 0.???	50	01010000	80
	22	White Y Ry = 0.???	54	01010100	84
	Established Timings	23	Established timings 1 (00h if not used)	00	00000000
24		Established timings 2 (00h if not used)	00	00000000	0
25		Manufacturer's timings (00h if not used)	00	00000000	0
Standard Timing ID	26	Standard timing ID1 (01h if not used)	01	00000001	1
	27	Standard timing ID1 (01h if not used)	01	00000001	1
	28	Standard timing ID2 (01h if not used)	01	00000001	1
	29	Standard timing ID2 (01h if not used)	01	00000001	1
	2A	Standard timing ID3 (01h if not used)	01	00000001	1
	2B	Standard timing ID3 (01h if not used)	01	00000001	1
	2C	Standard timing ID4 (01h if not used)	01	00000001	1
	2D	Standard timing ID4 (01h if not used)	01	00000001	1
	2E	Standard timing ID5 (01h if not used)	01	00000001	1
	2F	Standard timing ID5 (01h if not used)	01	00000001	1
	30	Standard timing ID6 (01h if not used)	01	00000001	1
	31	Standard timing ID6 (01h if not used)	01	00000001	1
	32	Standard timing ID7 (01h if not used)	01	00000001	1
	33	Standard timing ID7 (01h if not used)	01	00000001	1
	34	Standard timing ID8 (01h if not used)	01	00000001	1
	35	Standard timing ID8 (01h if not used)	01	00000001	1
	Timing Descriptor #1	36	Pixel Clock/10,000 (LSB)	52	01010010
37		Pixel Clock/10,000 (MSB)	D0	11010000	208
38		Horizontal Active = ???? pixels (lower 8 bits)	00	00000000	0

ipter #2 (=Timing)	39	Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)	A0	10100000	160
	3A	Horizontal Active/Horizontal blanking (Thbp) (upper 4:4 bits)	F0	11110000	240
	3B	Vertical Active = ??? lines	70	01110000	112
	3C	Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	3E	00111110	62
	3D	Vertical Active : Vertical Blanking (Tvbp) (upper 4:4 bits)	80	10000000	128
	3E	Horizontal Sync, Offset (Thfp) = ?? pixels	30	00110000	48
	3F	Horizontal Sync, Pulse Width = ??? pixels	20	00100000	32
	40	Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines	35	00110101	53
	41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
	42	Horizontal Image Size = ??? mm	58	01011000	88
	43	Vertical image Size = ??? mm	C1	11000001	193
	44	Horizontal Image Size / Vertical image size	10	00010000	16
	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
	47	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no stereo, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3 Bit[0] : See VESA EDID Spec 1.3 ==> fix=1A	1A	00011010	26
	48	Pixel Clock/10,000 (LSB)	52	01010010	82



# Product Specification

AU OPTRONICS CORPORATION

49	Pixel Clock/10,000 (MSB)	D0	11010000	208
4A	Horizontal Active = xxxx pixels (lower 8 bits)	00	00000000	0
4B	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	A0	10100000	160
4C	Horizontal Active/Horizontal blanking (Thbp) (upper 4:4 bits)	F0	11110000	240
4D	Vertical Active = xxxx lines	70	01110000	112
4E	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	68	01101000	104
4F	Vertical Active : Vertical Blanking (Tvbp) (upper 4:4 bits)	82	10000010	130
50	Horizontal Sync, Offset (Thfp) = xxxx pixels	30	00110000	48
51	Horizontal Sync, Pulse Width = xxxx pixels	20	00100000	32
52	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	35	00110101	53
53	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
54	Horizontal Image Size = xxx mm	25	00100101	37
55	Vertical image Size = xxx mm	A5	10100101	165
56	Horizontal Image Size / Vertical image size	10	00010000	16
57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0



# Product Specification

AU OPTRONICS CORPORATION

		Bit[7] 0: Non-interlace, 1: Interlace			
		Bit[6:5] 00: Normal display, no stereo, see VESA EDID Spec 1.3			
		Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate			
		Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3			
	59	Bit[0] : See VESA EDID Spec 1.3 ==> fix=1A	1A	00011010	26
Timing Descriptor #3 Dell specific information	5A	Flag	00	00000000	0
	5B	Flag	00	00000000	0
	5C	Flag	00	00000000	0
	5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
	5E	Flag	00	00000000	0
	5F	Dell P/N 1 <sup>st</sup> Character	58	01011000	88
	60	Dell P/N 2 <sup>nd</sup> Character	57	01010111	87
	61	Dell P/N 3 <sup>rd</sup> Character	48	01001000	72
	62	Dell P/N 4 <sup>th</sup> Character	59	01011001	89
	63	Dell P/N 5 <sup>th</sup> Character	43	01000011	67
	64	<b>EDID Revision</b> <b>Bit[6:0] See charts below</b> <b>Bit[7] 0: X-rev, 1: A-rev</b>	14	00010100	20
	65	Manufacturer P/N	42	01000010	66
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	35	00110101	53
	68	Manufacturer P/N	36	00110110	54
	69	Manufacturer P/N	5A	01011010	90
	6A	Manufacturer P/N	41	01000001	65
6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	4E	01001110	78	
Timing Descriptor #4	6C	Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0



# Product Specification

AU OPTRONICS CORPORATION

	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
	70	Flag	00	00000000	0
	71	Color Management	02	00000010	2
	72	Panel Structure	41	01000001	65
	73	Frame Rate	02	00000010	2
	74	Light Controller Interface and Luminance	9E	10011110	158
	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	01	00000001	1
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
	79	Special Features #2	0F	00001111	15
	7A	Special Features #3	01	00000001	1
	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
Checksum	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	DB	11011011	219