Issue: Jul. 13, 2012

Specifications for

TFT-LCD Monitor

Version 1.0

MODEL COM33T3N71ZLC

	JOINIOUT CITT ILLO
Customer's Approval	
Signature:	
Name:	
Section:	
Title:	
Date:	
DRUSTEC	
ORTUS TECHNOLOGY CO., LTD. Sales Dept.	ORTUS TECHNOLOGY CO., LTD. Product Quality Assurance
Approved by	Approved by
7. Tamera	n. Konya
Checked by	Checked by
	E. Takale

Prepared by

(2/45) Issue: Jul. 13, 2012 SPECIFICATIONS № 12TLM041 Version History Page Description Ver. Date Jul. 13, 2012 First issue 1.0

(3/45)

SPECI	FICΔ	TIONS	No 12	TI MOA
	1 1 1 1 7		1 1 2	1 1 1 1 1 1 1

Issue: Jul. 13, 2012

Contents

1.	Application	 4
2.	Outline Specifications	
	2.1 Features of the Product	 5
	2.2 Display Method	 5
3.	Dimensions and Outward Form	
	3.1 Dimensions	 5
	3.2 Outward Form	 6
	3.3 Serial Label (S-LABEL)	 7
4.	Pin Assignment	 8
5.	Absolute Maximum Rating	 9
6.	Recommended Operating Conditions	 9
7.	Characteristics	
	7.1 DC Characteristics	 10
	7.2 Reset Timing Characteristics	 11
	7.3 AC Characteristics	 11
	7.4 Input Timing Characteristics	 13
	7.5 Input Timing Chart	 14
8.	Block Diagram	 15
9.	Interface	
	9.1 RGB Interface	 16
	9.2 Serial Interface	 16
0.	Driving Description	
	10.1 Registers List	 18
	10.2 GRAM Address	 22
	10.3 RGB <=> Internal Clock Operation	 23
	10.4 Update Still Picture Area in Moving Picture Mode	 24
1.	Sequence	
	11.1 Power-ON Sequence	 25
	11.2 Power-OFF / Standby Sequence	 27
	11.3 Standby Release Sequence	 27
	11.4 Refresh Sequence 1	 29
	11.5 Refresh Sequence 2	 31
	11.6 Power-ON / Power-OFF Diagram	 33
2.	Characteristics	
	12.1 Optical Characteristics	 34
	12.2 Temperature Characteristics	 35
3.	Criteria of Judgment	
	13.1 Defective Display and Screen Quality	 36
	13.2 Screen and Other Appearance	 37
4.	Reliability Test	 38
5.	Packing Specifications	 40
6.	Handling Instruction	
	16.1 Cautions for Handling LCD panels	 41
	16.2 Precautions for Handling	 42
	16.3 Precautions for Operation	 42
	16.4 Storage Condition for Shipping Cartons	 43
	16.5 Precautions for Peeling off the Protective film	 43
-		
Δ	PPFNDIX	 44

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

Application

This Specification is applicable to 8.28cm (3.3 inch) TFT-LCD monitor for non-military use.

- ORTUS TECHNOLOGY makes no warranty or assume no liability that use of this Product and/or any information including drawings in this Specification by Purchaser is not infringing any patent or other intellectual property rights owned by third parties, and ORTUS TECHNOLOGY shall not grant to Purchaser any right to use any patent or other intellectual property rights owned by third parties. Since this Specification contains ORTUS TECHNOLOGY's confidential information and copy right, Purchaser shall use them with high degree of care to prevent any unauthorized use, disclosure, duplication, publication or dissemination of ORTUS TECHNOLOGY'S confidential information and copy right.
- ① If Purchaser intends to use this Products for an application which requires higher level of reliability and/or safety in functionality and/or accuracy such as transport equipment (aircraft, train, automobile, etc.), disaster-prevention/security equipment or various safety equipment, Purchaser shall consult ORTUS TECHNOLOGY on such use in advance.
- This Product shall not be used for application which requires extremely higher level of reliability and/or safety such as aerospace equipment, telecommunication equipment for trunk lines, control equipment for nuclear facilities or life-support medical equipment.
- ORTUS TECHNOLOGY assumes no liability for any damage resulting from misuse, abuse, and/or miss-operation of the Product deviating from the operating conditions and precautions described in the Specification.
- ① If any issue arises as to information provided in this Specification or any other information, ORTUS TECHNOLOGY and Purchaser shall discuss them in good faith and seek solution.
- ORTUS TECHNOLOGY assumes no liability for defects such as electrostatic discharge failure occurred during peeling off the protective film or Purchaser's assembly process.

This Product is compatible for RoHS directive.

Object substance	Maximum content [ppm]
Cadmium and its compound	100
Hexavalent Chromium Compound	1000
Lead & Lead compound	1000
Mercury & Mercury compound	1000
Polybrominated biphenyl series (PBB series)	1000
Polybrominated biphenyl ether series (PBDE series)	1000

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012


2. Outline Specifications

2.1 Features of the Product

- 3.3 inch diagonal display, 120 x RGB [H] x 320 [V] dots.
- 262,144 / 65,536 colors.
- Single power supply operation of 3.3V.
- Timing generator [TG], Counter-electrode driving circuitry, Built-in power supply circuit.
- Power save (Standby) mode capable.
- Long life & High bright white LED back-light.

2.2 Display Method

Items	Specifications	Remarks
Display type	TN type 262,144 or 65,536 colors.	
	Transmissive type, Normally white	
Driving method	a-Si TFT Active matrix.	
	Line-scanning, Non-interlace.	
Dot arrangement	RGB stripe arrangement.	Refer to "Dot arrangement"
Signal input method	Data: 18-bit / 16-bit RGB interface.	
	Command : SPI interface.	
Backlight type	Long life & High bright white LED.	
Viewing direction	3:00 (Right)	




Dot arrangement (FPC cable placed right side)

3. Dimensions and Outward Form

3.1 Dimensions

Items	Specifications	Unit	Remarks
Outline dimensions	38.5[H] × 90.0[V] × 4.50[D]	mm	Exclude FPC cable and
			parts on FPC.
Active area	29.07[H] × 77.52[V]	mm	8.28cm diagonal
Number of dots	360[H] × 320[V]	dot	
Dot pitch	80.75[H] × 242.25[V]	um	
Weight	26.4	g	Include FPC cable



Issue: Jul. 13, 2012

3.3 Serial No. print (S-print)

1) Display Items

S-print indicates the least significant digit of manufacture year (1digit), manufacture month with below alphabet (1letter), model code (4characters), serial number (6digits).

* Contents of Display

*	*	****	*****
_	-		
а	b	С	d

	Contents of display							
а	The least significant digit of manufacture year							
b	Manufacture month	Jan-A May-E Sep-I						
		Feb-B		Jun-F		Oct-J		
		Mar-C		Jul-G		Nov-K		
		Apr-D		Aug-H		Dec-L		
С	Model code	33SC	(Made in Japa	n)				
		33TC	(Made in Mala	ysia)				
		33VC	(Made in Mala	ysia)				
d	Serial number							

^{*} Example of indication of Serial No. print (S-print)

2J33SC000125

means "manufactured in October 2012, 3.3" S type, C specifications, serial number 000125"

Made in Malaysia

2J33TC000125

means "manufactured in October 2012, 3.3" T type, C specifications, serial number 000125"

· Made in China

2J33VC000125

means "manufactured in October 2012, 3.3" V type, C specifications, serial number 000125"

2) Location of Serial No. print (S-print)

Refer to 3.2 "Outward Form".

3)Others

Please note that it is likely to disappear with an organic solvent about the Serial print.

[·]Made in Japan

Issue: Jul. 13, 2012

4. Pin Assignment

No.	Symbol	Function
1	BLL	LED drive power source. (Cathode side)
2	BLH	LED drive power source. (Cathode side)
3	TEST1	Open
4	VCC	Power supply input.
5	VCC	Power supply input.
6	VSYNC	Vertical sync signal input. (Negative polarity at VSPL=0)
7	HSYNC	Horizontal sync signal input. (Negative polarity at VOI L-0)
8	PCLK	Clock input for display. (Data Input on the rising edge at DPL=0)
9	DE	Input data effective signal. (Lo: active at EPL=0.)
10	GND	Ground
11	RESB	System reset signal input. (Lo: active)
12	GND	Ground
13	RDB	Connect to VCC.
14	RS	Connect to VCC.
15	GND	Ground
16	GND	Ground
17	DB17	Display data input for (R).
18	DB16	00h for black display
19	DB15	DB12:LSB DB17:MSB
20	DB14	
21	DB13	
22	DB12	
23	DB11	Display data input for (G).
24	DB10	00h for black display
25	DB9	DB6:LSB DB11:MSB
26	DB8	
27	DB7	
28	DB6	
29	DB5	Display data input for (B).
30	DB4	00h for black display
31	DB3	DB0:LSB DB5:MSB
32	DB2	
33	DB1	
34	DB0	
35	SDI	Data input for serial communication.
36	SDO	Data output for serial communication. (If not use, leave it open.)
37	CSB	Chip select input for serial communication. (Lo: active)
38	SCL	Clock input for serial communication. (Data Input on the rising edge.)
39	GND	Ground

- Recommended connector: HIROSE ELECTRIC [FH23-39S-0.3SHW(05)]
- Please make sure to check a consistency between pin assignment in "3.2 Outward Form" and your connector pin assignment when designing your circuit.
 Inconsistency in input signal assignment may cause a malfunction.

(9/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

Absolute Maximum Rating

GND=0V

Item	Symbol	Condition	Rating		Unit	Applicable terminal
			MIN	MAX		
Supply voltage	VCC		-0.3	4.6	V	VCC
Input voltage for logic	VI		-0.3	VCC+0.3	V	VSYNC,HSYNC,PCLK,DE,
						DB[17:0],CSB,SCL,SDI,RESB
Forward current	IL			60.0	mA	BLH - BLL
Storage temperature	Tstg		-30	80	°C	
range						
Storage humidity range	Hstg	Non condensi	sing in an environmental			
		moisture at or	less than 40 °C	C 90%RH.		

6. Recommended Operating Conditions

GND=0V

Item	Symbol	Condition		Rating	Rating		Applicable terminal
			MIN	TYP	MAX		
Supply voltage	VCC		3.0	3.3	3.6	V	VCC
Input voltage for logic	VI		0		VCC	V	VSYNC,HSYNC,PCLK, DE,DB[17:0],CSB, SCL,SDI,RESB
Operational temperature range	Тор	Note1,2	-20	+25	+70	°C	Panel surface temperature
Operating humidity range	Нор	Ta<=40 °C	20		85	%	
	0	Ta>40 °C	Non condensing in an environmental moisture at or less than 40 °C 85%RH.				

Note1: This monitor is operable in this temperature range. With regard to optical characteristics, refer to Item 12."CHARACTERISTICS".

(10/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

Characteristics

7.1 DC Characteristics

7.1.1 Display Module

(Unless otherwise noted, Ta=25 °C, VCC=3.3V, GND=0V)

(Offices officed, ra-25 C, vCC-5.5v, Grab-0v)									
Item	Symbol	Condition		Rating	Unit	Applicable terminal			
			MIN	TYP	MAX				
Input Signal Voltage	VIH	VCC=3.0-3.6V	0.8×VCC		VCC	٧	VSYNC,HSYNC, PCLK,DE, DB[17:0],CSB,		
	VIL		0		0.2×VCC	V	SCL,SDI,RESB		
Operating Current	ICC	Color bar display		7.5	15.0	mA	VCC		
Standby Current		Other input with constant voltage		25	50	uA	VCC		

7.1.2 Backlight

7.11.2 Daokiiş	9111					1//	
Item	Symbol	Condition	Rating			Unit	Applicable terminal
			MIN	TYP	MAX		
Forward current	IL25	Ta=25 °C		35.0	50.0	mA	BLH - BLL
Forward voltage	VL	Ta=25 °C, IL=35.0mA	7.5	8.6	9.9	V	
Estimated Life	LL	Ta=25 °C	1	(50,000))	hr	
of LED		IL=35.0mA		(50,000)			

Note: - The lifetime of the LED is defined as a period till the brightness of the LED decreases to the half of its initial value.

- This figure is given as a reference purpose only, and not as a guarantee.
- This figure is estimated for an LED operating alone.
 As the performance of an LED may differ when assembled as a monitor together with a TFT panel due to different environmental temperature.
- Estimated lifetime could vary on a different temperature and usually higher temperature could reduce the life significantly.

(11/45)


SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

7.2 Reset Timing Characteristics

(Unless otherwise noted, Ta=25 °C, VCC=3.3V, GND=0V)

							,
Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
RESB Low period	tRESL		1			ms	RESB
Signal Rising time	trRES				10	us	
RESB Hi period	tRESH		50			ms	




7.3 AC Characteristics

7.3.1 Serial Interface

(Unless otherwise noted, Ta=25 °C, VCC=3.3V, GND=0V)

				Offices Offic	Wisc Hoteu,	14-20	0,000-0.00,010-00)
Item	Symbol	Condition	1	Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
Signal Rising time	tr		J		10	ns	CSB,SCL,SDI
Signal Falling time	tf		U		10	ns	
CSB setup time	tCSU		10	0		ns	CSB
CSB hold time	tCH		50			ns	
CSB pulse High period	tCSH	()	100)		ns	
SDI setup time	tSISU		20	0		ns	SDI
SDI hold time	tSISH		20			ns	
SCL Frequency	fSCL		0.7	77	10	MHz	SCL
SCL pulse Low period	tSCL		40			ns	
SCL pulse High period	tSCH		40			ns	



(12/45)


Issue: Jul. 13, 2012


SPECIFICATIONS № 12TLM041

7.3.2 RGB Interface

(Unless otherwise noted, Ta=25 °C, VCC=3.3V, GND=0V)

Item	Symbol	Condition	Rating			Unit	Applicable terminal
			MIN	TYP	MAX		
PCLK Frequency	fCLK			5.0	6.6	MHz	PCLK
PCLK Low period	twPCKL	0.2×VCC or less	40			ns	
PCLK High period	twPCKH	0.8×VCC or more	40			ns	
Setup time	tsp		10			ns	PCLK,VSYNC, HSYNC,DE,
Hold time	thd		40			ns	DB[17:0]





Case: Interface signal polarity setting Register (R0Fh): VSPL= 0, HSPL= 0, EPL= 0 and DPL= 0.

(13/45)

SPECIFICATIONS № 12TLM041


Issue: Jul. 13, 2012

7.4 Input Timing Characteristics

Item		Symbol		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
PCLK Frequency		fPCLK		5.0	6.6	MHz	PCLK
VSYNC Frequency	Note	fVSYNC	54	60	66	Hz	VSYNC
VSYNC Cycle		tv	325	330	350	Н	VSYNC,HSYNC
VSYNC Pulse Width		tw4H	1	2		Н	
Vertical Back Porch		tvb	2	4	27	Н	VSYNC,HSYNC,DE
Vertical Front Porch		t∨f	2	4	27	Н	DB[17:0]
Vertical Display Period		tvdp		320		Н	
HSYNC frequency		fHSYNC		19.8	23.1	kHz	HSYNC
HSYNC Cycle		th	122	252	290	CLK	PCLK,HSYNC
HSYNC Pulse Width		tw5H	3	3		CLK	
Horizontal Back Porch		thb	2	19	250	CLK	PCLK,HSYNC,DE
Horizontal Front Porch		thf	2	110	250	CLK	DB[17:0]
DE Pulse Width		tw6H		120		CLK	PCLK,DE
Horizontal Display Period		thdp		120		CLK	PCLK,DE,DB[17:0]

Note: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency.

14/45) SPECIFICATIONS № 12TLM041 Issue: Jul. 13, 2012 7.5 Driving Timing Chart Case: Interface signal polarity setting Register (R0Fh): VSPL= 0, HSPL= 0, EPL= 0 and DPL= 0. -Vertical Timing t٧ tw4H VSYNC HSYNC tvdp tvb tvf DE Y320 73 DB[17:0] -Horizontal Timing tw5H HSYNC рськ ПЛАППДПЛАППАПП tw6H thb thf DE thdp thf DB[17:0]



(10/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

9. Interface

9.1 RGB Interface

There are two transferring mode in RGB-I/F with the RIM[1:0] setting.

The connection method to input display data is shown below, in RGB-I/F mode.

18-bit RGB interface

		(R 0Ch RIM[1:0] = 00)					
DB 17		R 5	Display data (R) input : MSB				
DB 16		R 4	Display data (R) input				
DB 15		R 3	Display data (R) input				
DB 14		R 2	Display data (R) input				
DB 13		R 1	Display data (R) input				
DB 12		R 0	Display data (R) input : LSB				
DB 11		G 5	Display data (G) input : MSB				
DB 10		G 4	Display data (G) input				
DB 9		G 3	Display data (G) input				
DB 8		G 2	Display data (G) input				
DB 7		G 1	Display data (G) input				
DB 6		G 0	Display data (G) input : LSB				
DB 5		B 5	Display data (B) input : MSB				
DB 4		B 4	Display data (B) input				
DB 3		B 3	Display data (B) input				
DB 2		B 2	Display data (B) input				
DB 1		B 1	Display data (B) input				
DB 0		B 0	Display data (B) input : LSB				

(R	(R 0Ch RIM[1:0] = 01)						
R 4	Display data (R) input : MSB						
R 3	Display data (R) input						
R 2	Display data (R) input						
R 1	Display data (R) input						
R 0	Display data (R) input : LSB						
*							
G 5	Display data (G) input : MSB						
G 4	Display data (G) input						
G 3	Display data (G) input						
G 2	Display data (G) input						
G 1	Display data (G) input						
G 0	Display data (G) input : LSB						
B 4	Display data (B) input : MSB						
B 3	Display data (B) input						
B 2	Display data (B) input						
B 1	Display data (B) input						
B 0	Display data (B) input : LSB						
*							

16-bit RGB interface

9.2 Serial Interface

Serial communication control block consists of the chip select pin (CSB),

the serial transfer clock pin (SCL) and the serial data input pin (SDI).

The serial communication begin the transfer on the falling edge of CSB and ends of data transfer on the rising edge of CSB.


When the initial 6bit (Start byte) is 011100, the following 16bit data is received by LSI.

The seventh data (RS bit) indicates whether the following 16bit data is "Index register" or "Data (Instruction)".

When RS=0, the following 16bit data is "Index register".

When RS=1, the following 16bit data is "Data".

9.2.1 Data format of serial communication (SPI)



^{*} If not use, connect it to GND.

17/40) SPECIFICATIONS № 12TLM041 Issue: Jul. 13, 2012 9.2.2 Register transmission The configuration of register transmission is shown below. EX: R10h = 0x1390hCSB SCL RS SDI Index register: R10h Start byte CSB SCL RS SDI Data: 1390h Start byte 9.2.3 Display data transmission The configuration of 65,536 colors display data transmission in SPI mode is shown below. Firstly, set RM=0 to start accessing GRAM via SPI. In SPI mode, 65,536 colors display data is only transferred. CSB SCL SDI Index register: R22h Start byte CSB SCL Display data 1 Display data 2 Display data 3 Start byte ORTUS TECHNOLOGY CO.,LTD.

(18/45)

Issue: Jul. 13, 2012

SPECIFICATIONS № 12TLM041

Driving description

10.1 Register list

(1	/	4)
Ι	I	E	30)

Index	Command	IB15	IB14	IB13	IB12	IB11	[IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IBO
	Index Register (IR)	0	0	0	0	0	0	0	0	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID(
							I 0	4		_	_			_	4		
DOOR	Davisa Cada Baad	Tho d	0	0	1	1 10 110 0	0	1	1	0	0	1	1	0	1	0	1
R00h	Device Code Read	The d	evice (code "	9335h	is rea	ıd out v	vnen r	ead th	is regis	iter.						
			0	<u> </u>	ΓΛ	Ι ο	CM	Λ	00	0	Λ		<u></u> Λ	Δ.	0	n	ΙΛ
R01h	Driver Output Control	SM: S	ots the	o data	drivor	nin ar	SM	ont	SS	0	U	0	0	U	U	0	0
10111	Dilver Output Control			_			output		the sc	urce d	river (0. 51	to \$72	0)			
		00.0	0	0	n	n	0	B/C		0	0	0.01	0 072	0	0	0	Ιο
R02h	LCD Driving Control	B/C: S	Sets In	versio	n type.	(1: Lir	-						Ť	-	Ť		
			7010 111			(,									
		TRI	DFM	0	BGR	0	0	0 1	0	ORG	0	I/D1	I/D0	AM	0	0	0
R03h	Entry Mode	TRI/D	FM: S	ets da	ta tran	sferrin	g meth	od to (GRAM	ORG:	Set th	e origi	n addr	ess of	windo	w area	1.
		TRI/DFM: Sets data transferring method to GRAM. ORG: Set the origin address of window area. BGR: Swap the R and B order of written data. ID/AM: Control the GRAM update method.															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	EPF	[1:0
R05h	16 bits data format control	EPF:	Sets R	/B dat	a form	at in 1	6-bit m	ode.									
		0	0	PTD	E[1:0]	0	0	0	BASEE	0	0	GON	DTE	CL	0	D1	DO
R07h	Display Control 1	PTDE	: Parti	al ima	ge ena	ble bit	s.	V/C	3	GON/	DTE: \$	Sets th	e outp	ut leve	of Ga	ate driv	/er.
		BASE	E: Bas	se ima	ge disp	olay er	nable b	it. CL:	Selec	t 8 cold	or mod	e. D:0	Control	Sourc	e/VCC)M out	put.
					ĒΡ	[7:0]					0.		BP	7:0]			
R08h	R08h Display Control 2	FP: S	pecify	the lin	e num	ber of	front po	orch pe	eriod.	6							
		BP: S	pecify	the lin	e num	ber of	back p	orch p	eriod.)						
		0	0	0	0	0	0	PTS	[1:0]	0	0	PTG	[1:0]		ISC	[3:0]	
R09h	h Display Control 3	PTS:	Set the	source	ce outp	out leve	el in no	n-disp	lay are	ea.							
		ISC: S	Set cyc	le of g	ate dri	iver in	non-dis	splay a	area.	PTG:	Set the	e scan	mode	in non	-displa	ay area	a.
		0	0	- 0	0	0	0	0	0	0	0	0	0	FMARK	F	MI[2:	0]
R0Ah	Display Control 4	FMAF	K: FM	ARK s	signal o	output	enable	bit in	paralle	el interf	ace.						
		FMI: S	Set the	outpu	it inter	val of F	MARK	signa	ıl.								
	RGB Display Interface	0	O E	NC[2:	:0]	0	0	0	RM	0	0	DM	[1:0]	0	0	RIM	1[1:0]
R0Ch	Control 1	ENC:	Set the	e GRA	M writ	e cycle	e in RG	B-I/F.		DM: S	Select i	nterna	l clock	mode	and R	GB-I/F	mo
		RM: S	elect t	he inte	erface	to acc	ess the	GRAI	М.	RIM: S	Select	the R	GB-IF	data wi	dth.		
		0	0	0	0	0	0	0				F	MP[8:	0]			
R0Dh	FMARK Control	FMP:	Sets th	ne out	put pos	sition o	of frame	e cycle	(FMA	RK) .							
			\sim					_			_				_		
DOE:	RGB Display Interface	0	0	0	0	0	0	0	0	0	0	0		HSPL		EPL	DP
R0Fh	Control 2	VSPL										_		rity of			
		HSPL	: Sets											arity of	PCLK.		Low
DAOL	Daniel Control 4	0	0	0	SAP		_	3T[2:0)]	APE		AP[2:0		0	0	SLP	
R10h	Power Control 1						ble bit.							nable /	-		_
\sim		BT: S	elect tr	ne ster	o-up fa	ctor of	_		01					de / sta			
DAAL	Daniel Ocates I O	0	0	0	0	0	_	C1[2:		0		C0[2:	0]	0	\	/C[2:0	IJ
R11h	Power Control 2	DC1/0			-	_			-	-		\/0	14				
		VC: S	ets the	ratio	Tactor	or vCi	to gen	erate t				jes vu	11.		VDL	10.01	
D12h	Dower Control 2	VCIDI	U Colo	0 0	0	0	0	U		VCIRE		0	10		VKF	1[3:0]	
R12h	Power Control 3	VCIR						_		ternal r	eteren	ice vol	tage.				
I		VKH:	set the	e sour	ce out	put VR	EG10	U I IeV	eı.								T .
		^	_	_ ^			/DV /F 4 -	Ω1		_ ^	_^		_ ^	_ ^	_ ^		
R13h	Power Control 4	0 VDV:	0	0	1:41		/DV[4:			0	0	0	0	0	0	0	0

(19/45)

Issue: Jul. 13, 2012

2/4 | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 Command IB8 IB6 | IB5 IB0 Index IB7 IB4 | IB3 IB2 IB1 AD[7:0] GRAM Horizontal Address Set AD[7:0]: Set horizontal address of GRAM. R20h AD[16:8] GRAM Vertical Address Set AD[16:8]: Set vertical address of GRAM. R21h Write (Read) Data to GRAM R22h Write Data to GRAM VCM[5:0] R29h Power Control 5 VCM: Set the internal Vcom-DC level if OTP doesn't use. FRS[3:0] R2Bh Frame Rate Control FRS: Set the Frame rate for internal CLK circuit. KP1[2:0] KP0[2:0] R30h Gamma Control 1 KP0: Gamma-fine 0 adjustment register for positive polarity. KP1: Gamma-fine 1 adjustment register for positive polarity. KP2[2:0] KP3[2:0] R31h Gamma Control 2 KP2: Gamma-fine 2 adjustment register for positive polarity. KP3: Gamma-fine 3 adjustment register for positive polarity. KP4[2:0] KP5[2:0] R32h Gamma Control 3 KP4: Gamma-fine 4 adjustment register for positive polarity. KP5: Gamma-fine 5 adjustment register for positive polarity. RP0[2:0] RP1[2:0] R35h Gamma Control 4 RP0: Gamma-gradient 0 adjustment register for positive polarity. RP1: Gamma-gradient 1 adjustment register for positive polarity. VRP0[3:0] VRP1[4:0] R36h VRP0: Gamma-amplitude 0 adjustment register for positive polarity. Gamma Control 5 VRP1: Gamma-amplitude 1 adjustment register for positive polarity. KN1[2:0] KN0[2:0] R37h Gamma Control 6 KN0: Gamma-fine 0 adjustment register for negative polarity. KN1: Gamma-fine 1 adjustment register for negative polarity. KN2[2:0] KN3[2:0] Gamma Control 7 R38h KN2: Gamma-fine 2 adjustment register for negative polarity. KN3: Gamma-fine 3 adjustment register for negative polarity. KN4[2:0] KN5[2:0] R39h Gamma Control 8 KN4: Gamma-fine 4 adjustment register for negative polarity. KN5: Gamma-fine 5 adjustment register for negative polarity. RN0[2:0] RN1[2:0] R3Ch Gamma Control 9 RN0: Gamma-gradient 0 adjustment register for negative polarity. RN1: Gamma-gradient 1 adjustment register for negative polarity. VRN0[3:0] VRN1[4:0] R3Dh Gamma Control 10 VRN0: Gamma-amplitude 0 adjustment register for negative polarity. VRN1: Gamma-amplitude 1 adjustment register for negative polarity.

SPECIFICATIONS № 12TLM041

(20/45)

Issue: Jul. 13, 2012 SPECIFICATIONS № 12TLM041 3/4 | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB7 | IB6 | IB5 | IB0 Index Command IB8 IB4 | IB3 | IB2 | IB1 HSA[7:0] R50h Horizontal Window Start Address HAS: Specify the horizontal address at the start of window area. HEA[7:0] Horizontal Window End Address HEA: Specify the horizontal address at the end of window area. R51h VSA[8:0] Vertical Window Start Address VSA: Specify the vertical address at the start of window area. R52h VEA[8:0] Vertical Window End Address VEA: Specify the vertical address at the end of window area. R53h SCN[5:0] GS 0 NL[5:0] Display Control 5 R60h GS: Sets the direction of gate scanning. SCN: Specify the start position of gate scanning. NL: Sets the number of lines to drive. Display Control 6 R61h NDL: Sets the source driver output level in the non-display area. REV: Enables the grayscale inversion. VLE: Vertical scroll display enable bit. VL[8:0] VL: Sets the scrolling amount of base image. R6Ah Display Control 7 PTDP0[8:0] Partial Image 1 Display R80h PTDP0: Sets the display start position of partial image 1. Position PTSA0[8:0] Partial image 1 RAM Start R81h PTSA0: Sets the start line address of GRAM area storing the data of partial image 1. Address PTEA0[8:0] Partial image 1 RAM End R82h PTEA0: Sets the end line address of GRAM area storing the data of partial image 1. Address PTDP1[8:0] Partial Image 2 Display R83h PTDP1: Sets the display start position of partial image 2. Position PTSA1[8:0] Partial image 2 RAM Start

R84h

R85h

Address

Partial image 2 RAM End

Address

PTSA1: Sets the start line address of GRAM area storing the data of partial image 2.

PTEA1: Sets the end line address of GRAM area storing the data of partial image 2.

PTEA1[8:0]

(21/45)

Issue: Jul. 13, 2012

4/4 | IB15 | IB14 | IB13 | IB12 | IB11 | IB10 | IB9 | IB6 IB2 IB0 Index Command IB8 IB7 IB5 IB4 | IB3 | IB1 DIVI[1:0] RTNI[4:0] R90h Panel Interface Control 1 RTNI: Sets 1H (line) clock number in internal clock mode. DIVI: Sets the division ratio in internal clock mode. NOWI[2:0] R92h Panel Interface Control 2 NOWI: Sets the gate output non-overlap period in internal clock mode. DIVE[1:0] Panel Interface Control 3 R95h DIVE: Sets the division ratio of PCLK in RGB-I/F mode. NOWE[3:0] R97h Panel Interface Control 4 NOWE: Sets the gate output non-overlap period in RGB-I/F mode. VCM_OTP[5:0] PGMEN RA1h OTP Control 1 PGMEN: OTP programming enable bit. VCM_OTP: OTP programming data for VCOMH voltage. VCM_D[5:0] VÇMEN PGM_CNT[1:0] RA2h OTP Control 2 PGM_CNT: OTP programmed record. (Read only) VCMEN: OTP VCM data enable bit. VCM_D: OTP VCM data read value. (Read only) KEY[15:0] OTP Programming ID key protection. RA5h OTP Control 3 D\$TB Deep Standby Control RE6h DSTB: Set the deep standby mode. memw memw drv r_gnt | r_req | gnt req memwr_gnt: When the LSI doesn't grant writing data to GRAM, this bit is 1. (Normal operation) TEST Register 1 RE8h (Read Only) memwr_req: When the LSI doesn't request writing data to GRAM, this bit is 1. (Normal operation) drv_gnt: When the LSI doesn't grant reading data from GRAM, this bit is 1. (Normal operation) dry reg: When the LSI doesn't request reading data from GRAM, this bit is 1. (Normal operation) TEST Register 2 REFh

SPECIFICATIONS № 12TLM041


(22/40)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

10.2 GRAM Address

The LSI has 240 x 320 x 18bit GRAM, and this panel uses 120 x 320 x 18bit of them as follows. Display data is written to specified window area.



So, set address as follows when you rewrite all viewing image.

Window address	R50h	HSA[7:0] = 8'h3C
	R51h	HEA[7:0] = 8'hB3
	R52h	VSA[8:0] = 9'h000
	R53h	VEA[8:0] = 9'h13F

In the case that writing direction is normal, R03h = 16'h1030h (ID[1:0] = 11, AM = 0), set the start address is as follows.

R20h AD[7:0] = 8'h3C R21h AD[16:8] = 9'h000

Please make sure to set AM = 0 (Horizontal writhing direction) in RGB-I/F mode.

(23/43) Issue: Jul. 13, 2012

SPECIFICATIONS № 12TLM041 10.3 RGB <=> Internal Clock Operation The following sequence is the method to switch between the internal clock mode and the RGB-I/F mode. [internal clock mode -> RGB-I/F mode] Internal clock operation (DM=00/RM=0) ID[1:0] = 11, AM = 0R03h = 1030hSet address HSA[7:0]=8'h3C R50h = 003ChDisplay operation with internal clock. HEA[7:0]=8'hB3 R51h = 00B3hVSA[8:0]=9'h000 R52h = 0000hVEA[8:0]=9'h13F R53h = 013FhAD[7:0]=8'h3C R20h = 003ChAD[16:8]=9'h000 R21h = 0000hSignals for RGB-I/F input start Input PCLK/ Note: Input the signals for RGB-I/F HSYNC/VSYNC before setting DM/RM. Set RGB-I/F mode RM=1, DM[1:0]=01 R0Ch = 0111hSet index register R22h Wait 1 frame or more

ORTUS TECHNOLOGY CO.,LTD.

(24/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

10.4 Update Still Picture Area in Moving Picture Mode

The panel allows GRAM access via the system interface (SPI) in RGB-I/F mode.

In RGB-I/F mode, the data are written to GRAM in synchronization with PCLK at DE=Low (DPL=0).


So, when write data to GRAM by system interface (SPI), set DE=Hi to terminate writing data by RGB-I/F.

And, set RM=0 to access GRAM by system interface (SPI).

When restart GRAM access in RGB-I/F mode, wait read/write cycle

and then set RM=1 and the INDEX register to R22h to start accessing GRAM via RGB-I/F.

Example of update the still picture data in moving picture mode.




Note1: Input VSYNC/HSYNC/PCLK constantly in RGB-I/F mode.

Note2: The address is set every falling edge of VSYNC (VSPL=0) in RGB-I/F mode.

Note3: Set address and INDEX register (R22h) before starting GRAM access

in RGB-I/F mode.

Note4: "Set address" is consist of setting window address and writing start address.



(25/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

Sequence

11.1 Power-ON Sequence

Register Data	Comment	Detail
VCC_ON	Power ON	
RESB = Low	Set RESB=0	
Wait ≧ 1 msec	Wait	
RESB = High	Set RESB=1	
Wait ≥ 50 msec	Wait	
R07h 0000h	Set R07h to turn off the panel.	DTE=0, D[1:0]=00, GON=0

LCD_Power Supply ON sequence

0000h	Initialize Power Control 1 (Stop operation)	SAP=0,BT[2:0]=3'b000,APE=0,AP[2:0]=3'b000, SLP=0,STB=0				
0007h	Initialize Power Control 2 (Stop step-up)	DC1[2:0]=3'b000,DC0[2:0] =3'b000,VC[2:0] =3'b111				
0000h	Initialize Power Control 3 (stop regulator)	VCIRE=0,VRH[3:0]=4'b0000				
0000h	Initialize Vcom amplitude	VDV[4:0]= 5'b00000				
200 msec						
1390h	Set Amp / VGH·VGL	SAP=1,BT[2:0]=3'b011,APE=1,AP[2:0]=3'b001, SLP=0,STB=0				
0113h	Set Step-up circuit operation	DC1[2:0]=3'b001,DC0[2:0]=3'b001,VC[2:0]=3'b011				
50 msec						
008Bh	Set Regulator circuit operation (Vreg1out=4.375V)	VCIRE=1,VRH[3:0]=4'b1011				
50 msec						
1500h	Set Vcom amplitude (Vcompp=4.55V)	VDV[4:0]= 5'b10101				
0001h	OTP Vcom_DC data enable	VCM_EN = 1				
0211h	Set test register					
50 msec						
	0000h 0000h 0000h 200 msec 1390h 0113h 50 msec 008Bh 50 msec 1500h 0001h 0211h	1000h Initialize Power Control 1 (Stop operation) 10007h Initialize Power Control 2 (Stop step-up) 10000h Initialize Power Control 3 (stop regulator) 10000h Initialize Vcom amplitude 1390h 1390h				

Display setting

Diopia, out			
R01h	0400h	Source direction / Gate arrangement	SM=1, SS=0
R02h	0200h	Set line inversion	B/C=1
D03h	1030h	Catamitina and to CDAM	TRI=0,DFM=0,BGR=1,AM=0 (H direction),
R03h	103011	Set writing mode to GRAM	I/D=11(H:increment, V:increment)
R08h	****h	Set blank period	FP[7:0]=8'h**, BP[7:0]=8'h** (Note)
R0Ch	0001h	Set interface mode	ENC[2:0]=000, RM=0, DM[1:0]=00, RIM[1:0]=01
R0Fh	0000h	Set polarity of VSYNC/HSYNC/DE/PCLK	VSPL=0,HSPL=0,EPL=0,DPL=0
R2Bh	000Ah	Set frame rate	FRS[3:0]=4'b1010

Note: Set optimum value with reference to explanation on page 33.

Gamma setting

R30h	0303h	Set Gamma-fine for positive polarity	KP1[2:0]=3'h03	KP0[2:0]=3'h03
R31h	0304h	Set Gamma-fine for positive polarity	KP3[2:0]=3'h03	KP2[2:0]=3'h04
R32h	0303h	Set Gamma-fine for positive polarity	KP5[2:0]=3'h03	KP4[2:0]=3'h03
R35h	0104h	Set Gamma-gradient for positive polarity	RP1[2:0]=3'h01	RP0[2:0]=3'h04
R36h	0F0Bh	Set Gamma-amplitude for positive polarity	VRP1[4:0]=5'h0F	VRP0[3:0]=4'h0B
R37h	0404h	Set Gamma-fine for negative polarity	KN1[2:0]=3'h04	KN0[2:0]=3'h04
R38h	0304h	Set Gamma-fine for negative polarity	KN3[2:0]=3'h03	KN2[2:0]=3'h04
R39h	0304h	Set Gamma-fine for negative polarity	KN5[2:0]=3'h03	KN4[2:0]=3'h04
R3Ch	0202h	Set Gamma-gradient for negative polarity	RN1[2:0]=3'h02	RN0[2:0]=3'h02
R3Dh	0208h	Set Gamma-amplitude for negative polarity	VRN1[4:0]=5'h02	VRN0[3:0]=4'h08

(to next page)

(20/45)

SPECIF	ΙΓΔΤΙ	2NO	No 1	12TI	MO4
SELCII	-ICAII	CINO	1112		IVIU4

Issue: Jul. 13, 2012

(from previous page)

RAM address & Display setting

TO TITI_GGGG	coo a Diopia,	oottiiig	
Register	Data	Comment Detail	
R50h	003Ch	Set Window_H start address	HSA[7:0]=8'h3C
R51h	00B3h	Set Window_H end address	HEA[7:0]=8'hB3
R52h	0000h	Set Window_V start address	VSA[8:0]=9'h000
R53h	013Fh	Set Window_V end address	VEA[8:0]=9'h13F
R60h	A700h	gate direction / position / number of line	GS=1, NL[5:0]=6'h27, SCN[5:0]=6'h00
R61h	0005h	Set output polarity	NDL=1, VLE=0, REV=1
R6Ah	0000h	Set scrolling amount	VL[8:0]=9'h000
R90h	0014h	Set 1 line clock number	DIVI[1:0]=2'b00,RTNI[4:0]=10100(20clk,60Hz)
R92h	0600h	Set gate output timing	NOWI[2:0] = 3'h6
R95h	0200h	Set gate output timing in RGB-I/F mode	DIVE[1:0]=2'b10 (1/8)
R97h	0700h	Set gate output timing in RGB-I/F mode	NOWE[3:0] = 4'h7 (8clk x 7=56clk)

Display_ON sequence

R07h	0001h	Connect gate to VGH, source to GND	GON=0,DTE=0,D[1:0]=01
Wait >	35 msec		
R07h	0021h	Connect gate to VGL, source to GND	GON=1,DTE=0,D[1:0]=01
R07h	0123h	Connect gate to VGL, source to normal	GON=1,DTE=0,D[1:0]=11
Wait >	35 msec		
R07h	0133h	Connect gate and source to normal	GON=1,DTE=1,D[1:0]=11,BASEE=1

RAM_address setting

R20h	003Ch	Set start address to write to GRAM	AD[7:0]=8'h3C
R21h	0000h	Set start address to write to GRAM	AD[16:8]=9'h000
R0Ch	0111h	Set RGB-I/F mode	ENC[2:0]=000, RM=1, DM[1:0]=01, RIM[1:0]=01
R22h		Set start index to write to GRAM	

(27/45)

Issue: Jul. 13, 2012

SPECIFICATIONS № 12TLM041

11.2 Power-OFF / Standby Sequence

Display OFF sequence

Diopid)_011			
Register Data		Comment	Detail
R07h	0131h	Connect source to GND	GON=1,DTE=1,D[1:0]=01,BASEE=1
Wait > 35 msec			
R07h	0130h	Stop internal operation	GON=1,DTE=1,D[1:0]=00,BASEE=1
Wait > 35 msec			
R07h	0000h	Display OFF	GON=0,DTE=0,D[1:0]=00,BASEE=0

Standby setting

otanian, o.	 .9		
R10h	0001h	iset standby mode	SAP=0,BT[2:0]=3'b000,APE=0,AP[2:0]=3'b000, SLP=0,STB=1

Power-OFF

Power-OFF				
VCC_OFF	Power OFF			

11.3 Standby Release Sequence

Standby cancel

Register	Data	Comment	Detail
R10h	0000h	standby cancel	STB=0
R10h	0190h	Set step-up circuit, start operation	BT[2:0]=3'b001,APE=1,AP[2:0]=3'b001
Wait >	80 msec		
R07h	0000h	Display OFF	DTE=0, D[1:0]=00, GON=0
	R10h R10h Wait >	R10h 0000h R10h 0190h Wait > 80 msec	R10h 0000h Standby cancel R10h 0190h Set step-up circuit, start operation Wait > 80 msec

LCD_Power Supply ON sequence

0000h	Initialize Power Control 1 (Stop operation)	SAP=0,BT[2:0]=3'b000,APE=0,AP[2:0]=3'b000, SLP=0,STB=0
0007h	Initialize Power Control 2 (Stop step-up)	DC1[2:0]=3'b000,DC0[2:0] =3'b000,VC[2:0] =3'b111
0000h	Initialize Power Control 3 (stop regulator)	VCIRE=0,VRH[3:0]=4'b0000
0000h	Initialize Vcom amplitude	VDV[4:0]= 5'b00000
200 msec		
1390h	Set Amp / VGH·VGL	SAP=1,BT[2:0]=3'b011,APE=1,AP[2:0]=3'b001, SLP=0,STB=0
0113h	Set Step-up circuit operation	DC1[2:0]=3'b001,DC0[2:0]=3'b001,VC[2:0]=3'b011
50 msec		
008Bh	Set Regulator circuit operation (Vreg1out=4.375V)	VCIRE=1,VRH[3:0]=4'b1011
50 msec		
1500h	Set Vcom amplitude (Vcompp=4.55V)	VDV[4:0]= 5'b10101
0001h	OTP Vcom_DC data enable	VCM_EN = 1
REFh 0211h Set test register		
50 msec		
	0007h 0000h 0000h 200 msec 1390h 0113h 50 msec 008Bh 50 msec 1500h 0001h 0211h	Initialize Power Control 2 (Stop step-up)

Display setting

R01h	0400h	Source direction / Gate arrangement	SM=1, SS=0	
R02h	0200h	Set line inversion	B/C=1	
Bosh	1020h	Sot writing mode to CDAM	TRI=0,DFM=0,BGR=1,AM=0 (H direction),	
KUSII	R03h 1030h	Set writing mode to GRAM	I/D=11(H:increment, V:increment)	
R08h	****h	Set blank period	FP[7:0]=8'h**, BP[7:0]=8'h** (Note)	
R0Ch	0001h	Set interface mode	ENC[2:0]=000, RM=0, DM[1:0]=00, RIM[1:0]=01	
R0Fh	0000h	Set polarity of VSYNC/HSYNC/DE/PCLK	VSPL=0,HSPL=0,EPL=0,DPL=0	
R2Bh	000Ah	Set frame rate	FRS[3:0]=4'b1010	
Motor Cot antimum value with reference to evaluation on page 22				

Note: Set optimum value with reference to explanation on page 33.

(to next page)

(28/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

(from previous page)

Gamma setting

Register	Data	Comment		Detail
R30h	0303h	Set Gamma-fine for positive polarity	KP1[2:0]=3'h03	KP0[2:0]=3'h03
R31h	0304h	Set Gamma-fine for positive polarity	KP3[2:0]=3'h03	KP2[2:0]=3'h04
R32h	0303h	Set Gamma-fine for positive polarity	KP5[2:0]=3'h03	KP4[2:0]=3'h03
R35h	0104h	Set Gamma-gradient for positive polarity	RP1[2:0]=3'h01	RP0[2:0]=3'h04
R36h	0F0Bh	Set Gamma-amplitude for positive polarity	VRP1[4:0]=5'h0F	VRP0[3:0]=4'h0B
R37h	0404h	Set Gamma-fine for negative polarity	KN1[2:0]=3'h04	KN0[2:0]=3'h04
R38h	0304h	Set Gamma-fine for negative polarity	KN3[2:0]=3'h03	KN2[2:0]=3'h04
R39h	0304h	Set Gamma-fine for negative polarity	KN5[2:0]=3'h03	KN4[2:0]=3'h04
R3Ch	0202h	Set Gamma-gradient for negative polarity	RN1[2:0]=3'h02	RN0[2:0]=3'h02
R3Dh	0208h	Set Gamma-amplitude for negative polarity	VRN1[4:0]=5'h02	VRN0[3:0]=4'h08

RAM_address & Display setting

	coo a Diopia,	oottiiig			
R50h	003Ch	Set Window_H start address	HSA[7:0]=8'h3C		
R51h	00B3h	Set Window_H end address	HEA[7:0]=8'hB3		
R52h	0000h	Set Window_V start address	VSA[8:0]=9'h000		
R53h	013Fh	Set Window_V end address	VEA[8:0]=9'h13F		
R60h	A700h	gate direction / position / number of line	GS=1, NL[5:0]=6'h27, SCN[5:0]=6'h00		
R61h	0005h	Set output polarity	NDL=1, VLE=0, REV=1		
R6Ah	0000h	Set scrolling amount	VL[8:0]=9'h000		
R90h	0014h	Set 1 line clock number	DIVI[1:0]=2'b00,RTNI[4:0]=10100(20clk,60Hz)		
R92h	0600h	Set gate output timing	NOWI[2:0] = 3'h6		
R95h	0200h	Set gate output timing in RGB-I/F mode	DIVE[1:0]=2'b10 (1/8)		
R97h	0700h	Set gate output timing in RGB-I/F mode	NOWE[3:0] = 4'h7 (8clk x 7=56clk)		
	_				

Display ON sequence

Jispiay_o	it sequence		
R07h 0001h		Connect gate to VGH, source to GND	GON=0,DTE=0,D[1:0]=01
Wait >	35 msec		
R07h	0021h	Connect gate to VGL, source to GND	GON=1,DTE=0,D[1:0]=01
R07h	0123h	Connect gate to VGL, source to normal	GON=1,DTE=0,D[1:0]=11
Wait >	35 msec		
R07h	0133h	Connect gate and source to normal	GON=1,DTE=1,D[1:0]=11,BASEE=1
	R07h Wait > R07h R07h Wait >	Wait > 35 msec R07h 0021h R07h 0123h Wait > 35 msec	R07h 0001h Connect gate to VGH, source to GND Wait > 35 msec R07h 0021h Connect gate to VGL, source to GND R07h 0123h Connect gate to VGL, source to normal Wait > 35 msec

RAM_address setting

R20h	003Ch	Set start address to write to GRAM	AD[7:0]=8'h3C		
R21h	0000h	Set start address to write to GRAM	AD[16:8]=9'h000		
R0Ch	0111h	Set RGB-I/F mode	ENC[2:0]=000, RM=1, DM[1:0]=01, RIM[1:0]=01		
R22h		Set start index to write to GRAM			

(29/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

11.4 Refresh Sequence 1

To prevent false operation by static electricity and such, please refresh register setting as follows regularly.

Power_up sequence

Register	Data	Comment	Detail		
R10h	1390h	ISELAMD / VISH : VISI	SAP=1,BT[2:0]=3'b011,APE=1,AP[2:0]=3'b001, SLP=0,STB=0		
R11h	0113h	Set Step-up circuit operation	DC1[2:0]=3'b001,DC0[2:0]=3'b001,VC[2:0]=3'b011		
R12h	HHXKN I	Set Regulator circuit operation (Vreg1out=4.375V)	VCIRE=1,VRH[3:0]=4'b1011		
R13h	1500h	Set Vcom amplitude (Vcompp=4.55V)	VDV[4:0]= 5'b10101		
RA2h	0001h	OTP Vcom_DC data enable	VCM_EN = 1		

Display setting

R01h	0400h	Source direction / Gate arrangement	SM=1, SS=0
R02h	0200h	Set line inversion	B/C=1
R03h	1030h	IISET WRITING MOGE TO CERDIVI	TRI=0,DFM=0,BGR=1,AM=0 (H direction), I/D=11(H:increment, V:increment)
R08h	****h	Set blank period	FP[7:0]=8'h**, BP[7:0]=8'h** (Note)
R0Fh	0000h	Set polarity of VSYNC/HSYNC/DE/PCLK	VSPL=0,HSPL=0,EPL=0, DPL=0
R2Bh	000Ah	Set frame rate	FRS[3:0]=4'b1010

Note: Set optimum value with reference to explanation on page 33.

Gamma setting

0303h	Set Gamma-fine for positive polarity	KP1[2:0]=3'h03	KP0[2:0]=3'h03	
0304h	Set Gamma-fine for positive polarity	KP3[2:0]=3'h03	KP2[2:0]=3'h04	
0303h	Set Gamma-fine for positive polarity	KP5[2:0]=3'h03	KP4[2:0]=3'h03	
0104h	Set Gamma-gradient for positive polarity	RP1[2:0]=3'h01	RP0[2:0]=3'h04	
0F0Bh	Set Gamma-amplitude for positive polarity	VRP1[4:0]=5'h0F	VRP0[3:0]=4'h0B	
0404h	Set Gamma-fine for negative polarity	KN1[2:0]=3'h04	KN0[2:0]=3'h04	
0304h	Set Gamma-fine for negative polarity	KN3[2:0]=3'h03	KN2[2:0]=3'h04	
0304h	Set Gamma-fine for negative polarity	KN5[2:0]=3'h03	KN4[2:0]=3'h04	
0202h	Set Gamma-gradient for negative polarity	RN1[2:0]=3'h02	RN0[2:0]=3'h02	
0208h	Set Gamma-amplitude for negative polarity	VRN1[4:0]=5'h02	VRN0[3:0]=4'h08	
	0304h 0303h 0104h 0F0Bh 0404h 0304h 0304h	0304h Set Gamma-fine for positive polarity 0303h Set Gamma-fine for positive polarity 0104h Set Gamma-gradient for positive polarity 0F0Bh Set Gamma-amplitude for positive polarity 0404h Set Gamma-fine for negative polarity 0304h Set Gamma-fine for negative polarity 0304h Set Gamma-fine for negative polarity 0202h Set Gamma-gradient for negative polarity	0304h Set Gamma-fine for positive polarity KP3[2:0]=3'h03 0303h Set Gamma-fine for positive polarity KP5[2:0]=3'h03 0104h Set Gamma-gradient for positive polarity RP1[2:0]=3'h01 0F0Bh Set Gamma-amplitude for positive polarity VRP1[4:0]=5'h0F 0404h Set Gamma-fine for negative polarity KN1[2:0]=3'h04 0304h Set Gamma-fine for negative polarity KN3[2:0]=3'h03 0304h Set Gamma-fine for negative polarity KN5[2:0]=3'h03 Set Gamma-fine for negative polarity KN5[2:0]=3'h03 Set Gamma-fine for negative polarity RN1[2:0]=3'h03	

RAM_address & Display setting

R50h	003Ch	Set Window_H start address	HSA[7:0]=8'h3C		
R51h	00B3h	Set Window_H end address	HEA[7:0]=8'hB3		
R52h	0000h	Set Window_V start address	VSA[8:0]=9'h000		
R53h	013Fh	Set Window_V end address	VEA[8:0]=9'h13F		
R60h	A700h	gate direction / position / number of line	GS=1, NL[5:0]=6'h27, SCN[5:0]=6'h00		
R61h	0005h	Set output polarity	NDL=1, VLE=0, REV=1		
R6Ah	0000h	Set scrolling amount	VL[8:0]=9'h000		
R90h	0014h	Set 1 line clock number	DIVI[1:0]=2'b00,RTNI[4:0]=10100(20clk,60Hz)		
R92h	0600h	Set gate output timing	NOWI[2:0] = 3'h6		
R95h	0200h	Set gate output timing in RGB-I/F mode	DIVE[1:0]=2'b10 (1/8)		
R97h	0700h	Set gate output timing in RGB-I/F mode	NOWE[3:0] = 4'h7 (8clk x 7=56clk)		

Display_ON sequence

R07h	0133h	Connect gate and source to normal	GON=1,DTE=1,D[1:0]=11,BASEE=1
	$\overline{}$		

RAM_address setting

R20h	003Ch	Set start address to write to GRAM	AD[7:0]=8'h3C		
R21h	0000h	Set start address to write to GRAM	AD[16:8]=9'h000		
R0Ch	0111h	Set RGB-I/F mode	ENC[2:0]=000, RM=1, DM[1:0]=01, RIM[1:0]=01		
R22h		Set start index to write to GRAM			


(30/45)

SPECIFICATIONS № 12TLM041


Issue: Jul. 13, 2012

This panel write display data to GRAM only when the INDEX register R22h is set. Please execute the refresh sequence 1 with in one of two ways as follows.

1) Execute the refresh sequence during 1V period with DE=Hi (non-active).



 Execute the refresh sequence that are divided during V porch period in order, and transfer R22h at the last of each divided sequence block.




(31/45)

Issue: Jul. 13, 2012

11.5 Refresh Sequence 2

When incorrect display occurred, that was not able to return to correct display by refresh sequence 1, by static electricity and such, read out the register and execute refresh sequence 2 as follows. Please read out and check this register regularly.




RE8h outputs 003Fh at correct display, but the other values at incorrect display.

To set "standby" and "standby release" return from incorrect display to correct display.

Therefore, if the output value of RE8h is not 003Fh, set "standby" and "standby release" with R10h.

(32/43) Issue: Jul. 13, 2012 SPECIFICATIONS № 12TLM041 The configuration of register read out is shown below. EX: RE8h = 0x003FhCSB SCL RS SDI INDEX register RE8h Start byte CSB SCL RS R/W SDI EX) RE8h = 0x003FhRegister data Start byte SDO Dummy read The timing that RE8h data fixed. The timing that RE8h data fixed is shown above. It is possible to detect incorrect display by reading out RE8h during the period shown below. tv VSYNC DE **HSYNC** RE8h: other than 003Fh tw4H, Data display Data display tvb tvf RE8h read out enable period Read out RE8h since the end of data display period (beginning of V porch) till 1H prior to the beginning of next data display period. The optimum value that set to R08h is depend on tvf and tw4H + tvb setting values. (Refer to Register List on page 19.) FP=tvf BP=tw4H+tvb Note) tvf>=2H, tw4H>=1H, tvb>=2H, 5H<= (tvf+tw4H+tvb)<=30H The value of RE8h starts to change since 1H prior to setting value of BP. ORTUS TECHNOLOGY CO.,LTD.



(34/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

12. Characteristics

12.1 Optical Characteristics

< Measurement Condition >

Measuring instruments: CS1000 (KONICA MINOLTA), LCD7000(OTSUKA ELECTRONICS),

EZcontrast160D (ELDIM)

Driving condition: VCC=3.3V,VSS=0V

Optimized VCOMDC

Backlight: IL= 35.0 mA
Measured temperature: Ta=25° C

	Item	Symbol	Condition	MIN	TYP	MAX	Unit	Note No.	Remark
onse	Rise time	TON	[Data]= 3Fh→00h		_	40	ms	1	*
Response	Fall time	TOFF	[Data]= 00h→3Fh		_	60	ms		
Contrast ratio		CR	[Data]= 3Fh/00h		300	6		2	
	Left	θL	[Data]=		80		deg	3	*
ving	Right	θR	3Fh/00h		80		deg		
/iewin angle	Up	φU	CR≧5	- (80		deg		
	Down	φD		A	80	0	deg		
White	Chromaticity	Х	[Data]=3Fh	White chromaticity range		4			
vville	Chilomaticity	У							
Burn-in				should l	be observ	burn-in in ved after ttern disp	2 hours	5	
Center brightness [Data]=3Fh		[Data]=3Fh	375	625	-	cd/m ²	6		
Brightness distribution [Data]=3Fh			[Data]=3Fh	70			%	7	


^{*} Note number 1 to 7: Refer to the APPENDIX of "Reference Method for Measuring Optical Characteristics".

Measured in the form of LCD module.

(35/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012



[White Chromaticity Range]

Х	У
0.31	0.41
0.26	0.35
0.26	0.28
0.33	0.28
0.38	0.35
0.38	0.41

White Chromaticity Range

12.2 Temperature Characteristics

< Measurement Condition >

Measuring instruments: CS1000 (KONICA MINOLTA), LCD7000 (OTSUKA ELECTRONICS)

Driving condition: VCC=3.3V,VSS=0V

Optimized VCOMDC

Backlight: IL= 35.0 mA

14	om		Specification		Remark	
Item		7/4)	Ta=-10 °C	Ta=70°C	Remark	
Contr	ast ratio	CR	40 or more	40 or more		
Posnonce time	Rise time	TON	200 msec or less	30 msec or less	**	
Response time	Fall time	TOFF	300 msec or less	50 msec or less	**	
Displa	y Quality		No noticeable display d should be observed.	efect or ununiformity	Use the criteria for judgment specified in the section 13.	

^{*} Measured in the form of LCD module.

(30/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

13. Criteria of Judgment

13.1 Defective Display and Screen Quality

Test Condition: Observed TFT-LCD monitor from front during operation with the following conditions

Driving Signal Raster Patter (white, RGB in monochrome, black)

Signal condition [Data]:3Fh, 20h, 00h (3steps)

Observation distance 30 cm
Illuminance 200 to 350 lx
Backlight IL= 35.0 mA


De	efect item		Defect content	Criteria
	Line defect	Black, white or colo	r line, 3 or more neighboring defective dots	Not exists
Display Quality	Dot defect	TFT or CF, or dust in (brighter dot, darker High bright dot: Visit Low bright dot: Visit	on dot-by-dot base due to defective s counted as dot defect dot) ble through 2% ND filter at [Data]=00h ble through 5% ND filter at [Data]=00h ark through white display at [Data]=20h	Refer to table 1
	Dirt	Point-like uneven b	rightness (white stain, black stain etc)	Invisible through 1% ND filter
>		Point-like	0.25mm<φ	N=0
alit	Fanaian		0.20<φ≦0.25mm	N≦2
Quality	Foreign particle		φ≦0.20mm	Ignored
	particle	Liner	3.0mm <length 0.08mm<width<="" and="" td=""><td>N=0</td></length>	N=0
Screen			length≤3.0mm or width≤0.08mm	Ignored
(7)	Others			Use boundary sample for judgment when necessary

φ(mm): Average diameter = (major axis + minor axis)/2
Permissible number: N

Table 1

100						
Ar	ea	High bright dot	Low bright dot	Dark	Total	Criteria
A	4	0	2	2	3	Permissible distance between same color bright dots (includes neighboring dots): 3 mm or more
Е	3	2	4	4	6	Permissible distance between same color high bright dots (includes neighboring dots): 5 mm or more
То	tal	2	4	4	6	

<Portrait model>



Division of A and B areas

B area: Active area

Dimensional ratio between A and B areas: 1: 4: 1 (Refer to the left figure)

(37/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

13.2 Screen and Other Appearance

Testing conditions

Observation distance

Illuminance

30cm

1200~2000 lx

	Item	Criteria	Remark
	Flaw	Ignore invisible defect when the backlight is on.	Applicable area:
zer	Stain		Active area only
Polarizer	Bubble		(Refer to the section
Pol	Dust		3.2 "Outward form")
	Dent		
	S-case	No functional defect occurs	
	FPC cable	No functional defect occurs	

(38/43)

SPECIFICATIONS № 12TLM041 Issue: Jul. 13, 2012

14. Reliability Test

	Test item	Test condition	number of failures
	High temperature storage	Ta=80° C 240H	/number of examinations
	Low temperature storage	Ta=-30° C 240H	0/3
	High temperature & high	Ta=60° C, RH=90% 240H	0/3
test	humidity storage		0/3
iiity	High temperature operation	non condensing X Tp=70°C 240H	0/3
abi	Low temperature operation	Tp=-20 ° C 240H	0/3
] j	Low temperature operation	Tp=40°C, RH=90% 240H	0/3
	High temp & humid operation	' '	0/3
	The same of a beauty of a same	non condensing ×	0 /2
	Thermal shock storage	-30←→80° C(30min/30min) 100 cycles	0/3
		Confirms to EIAJ ED-4701/300	0/3
	Electrostatic discharge test	C=200pF,R=0Ω,V=±200V	
test	(Non operation)	Each 3 times of discharge on and power supply	
ntal		and other terminals.	0.40
l en	Surface discharge test	C=250pF, R=100Ω, V=±12kV	0/3
l m	(Non operation)	Each 5 times of discharge in both polarities	
Vir.	` ' '	on the center of screen with the case grounded.	
eu	Vibration test	Total amplitude 1.5mm, f=10~55Hz, X,Y,Z	0/3
ica		directions for each 2 hours	
		Use ORTUS TECHNOLOGY original jig	0/3
Mechar		(see next page)and make an impact with	
ž	Impact test	peak acceleration of 1000m/s2 for 6 msec with	
		half sine-curve at 3 times to each X, Y, Z directions	
		in conformance with JIS 60068-2-27-2011.	
st		Acceleration of 19.6m/s ² with frequency of	0/1 Packing
te	Packing vibration-proof test	10→55→10Hz, X,Y, Zdirection for each	
ing		30 minutes	
ackir	Dooking drop toot	Drop from 75cm high.	0/1 Packing
Δ.	Packing drop test	1 time to each 6 surfaces, 3 edges, 1 corner	

Note:Ta=ambient temperature

Tp=Panel temperature

% The profile of high temperature/humidity storage and High Temperature/humidity operation (Pure water of over $10M\Omega \cdot cm$ shall be used.)





Table2.Reliability Criteria

The parameters should be measured after leaving the monitor at the ordinary temperature for 24 hours or more after the test completion.


item	Standard	Remarks
Display quality	No visible abnormality shall be seen.	
Contrast ratio	40 or more	



SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

15. Packing Specifications



- Step 1. Each product is to be placed in one of the cut-outs of the tray with the display surface facing upward. (12products per tray)

 Foam sheet is to be placed on the products in the tray.
- Step 2. Each tray is to be piled up in same orientation and the trays be in a stack of 8.

 One empty tray is to be put on the top of stack of 8 trays.
- Step 3. 2 packs of moisture absobers are to be placed on the top tray as shown in the drawing.

 Put piled trays into a sealing bag.

Vacuum and seal the sealing bag with the vacuum sealing machine.

- Step 4. The stack of trays in the plastic back is to be inserted into a inner carton.
- Step 5. A corrugated board is to be placed on the top and on the bottom of the inner carton.

The two corrugated boards and the inner carton is to be inserted into an outer carton.

Step 6. The outer carton needs to sealed with packing tape
as shown in the drawing.
The model number, quantity of products, and shipping date are
to be printed on the outer carton.

If necessary, shipping labels or impression markings are to be put on the outer carton.


- Step 7. The outer carton is to be inserted into a extra outer carton with same direction.
- Step 8. The extra outer carton needs to sealed with packing tape as shown in the drawing.

The model number, quantity of products, and shipping date are to be printed on the extra outer carton.

If necessary, shipping labels or impression markings are to be put on the extra outer carton.

Remark: The return of packing materials is not required.

	Packing item name	Specs., Material	
(Ī)	Tray	A-PET	
2	Antistatic foam sheet	Polyethylene foam	
3	Sealing bag		
4	Inner carton	Corrugated cardboard Corrugated cardboard	
(5)	Inner board		
6	Outer carton	Corrugated cardboard	
7	Drier	Moisture absorber	
(8)	Packing tape		
9	Extra outer carton	Corrugated cardboard	



Dimension of extra outer carton			
D : Approx.	(338mm)		
W: Approx.	(549mm)		
H : Approx.	(198mm)		
Quantity of products pa	cked in one carton:	96	
Gross weight : Approx	k. 6.3Kg		

(41/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

Handling Instruction

16.1 Cautions for Handling LCD panels



Caution

- (1) Do not make an impact on the LCD panel glass because it may break and you may get injured from it.
- If the glass breaks, do not touch it with bare hands.
 (Fragment of broken glass may stick you or you cut yourself on it.
- (3) If you get injured, receive adequate first aid and consult a medial doctor.
- (4) Do not let liquid crystal get into your mouth.
 (If the LCD panel glass breaks, try not let liquid crystal get into your mouth even toxic property of liquid crystal has not been confirmed.
- (5) If liquid crystal adheres, rinse it out thoroughly.
 (If liquid crystal adheres to your cloth or skin, wipe it off with rubbing alcohol or wash it thoroughly with soap. If liquid crystal gets into eyes, rinse it with clean water for at least 15 minutes and consult an eye doctor.
- (6) If you scrap this products, follow a disposal standard of industrial waste that is legally valid in the community, country or territory where you reside.
- (7) Do not connect or disconnect this product while its application products is powered on.
- (8) Do not attempt to disassemble or modify this product as it is precision component.
- (9) If a part of soldering part has been exposed, and avoid contact (short-circuit) with a metallic part of the case etc. about FPC of this model, please. Please insulate it with the insulating tape etc. if necessary. The defective operation is caused, and there is a possibility to generation of heat and the ignition.
- (10) Since excess current protection circuit is not built in this TFT module, there is the possibility that LCD module or peripheral circuit become feverish and burned in case abnormal operation is generated. We recommend you to add excess current protection circuit to power supply.
- (11) The devices on the FPC are damageable to electrostatic discharge, because the terminals of the devices are exposed.
 Wear grounded wrist-straps and use electrostatic neutralization blowers to prevent static charge and discharge when handling the TFT monitors.
 Designate an appropriate operating area, and set equipment, tools, and machines properly when handling this product.



Caution

This mark is used to indicate a precaution or an instruction which, if not correctly observed, may result in bodily injury, or material damages alone.

(42/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

16.2 Precautions for Handling

 Wear finger tips at incoming inspection and for handling the TFT monitors to keep display quality and keep the working area clean.
 Do not touch the surface of the monitor as it is easily scratched.

- Wear grounded wrist-straps and use electrostatic neutralization blowers to prevent static charge and discharge when handling the TFT monitors as the LED in this TFT monitors is damageable to electrostatic discharge. Designate an appropriate operating area, and set equipment, tools, and machines properly when handling this product.
- Avoid strong mechanical shock including knocking, hitting or dropping to the TFT monitors for protecting their glass parts. Do not use the TFT monitors that have been experienced dropping or strong mechanical shock.
- 4) Do not use or storage the TFT monitors at high temperature and high humidity environment. Particularly, never use or storage the TFT monitors at a location where condensation builds up.
- 5) Avoid using and storing TFT monitors at a location where they are exposed to direct sunlight or ultraviolet rays to prevent the LCD panels from deterioration by ultraviolet rays.
- 6) Do not stain or damage the contacts of the FPC cable . FPC cable needs to be inserted until it can reach to the end of connector slot. During insertion, make sure to keep the cable in a horizontal position to avoid an oblique insertion. Otherwise, it may cause poor contact or deteriorate reliability of the FPC cable.
- The FPC cable is a design very weak to the bend and the pull as it is fixed with the tape.
 Do not bend or pull the FPC cable or carry the TFT monitor by holding the FPC cable.
- Peel off the protective film on the TFT monitors during mounting process. Refer to the section 14.5 on how to peel off the protective film. We are not responsible for electrostatic discharge failures or other defects occur when peeling off the protective film.

16.3 Precautions for Operation

- Since this TFT monitors are not equipped with light shielding for the driver IC,
 do not expose the driver IC to strong lights during operation as it may cause functional failures.
- 2) When turning off the power, turn off the input signal before or at the same timing of switching off the power.
- Do not plug in or out the FPC cable while power supply is switch on.
 Plug the FPC cable in and out while power supply is switched off.
- Do not operate the TFT monitors in the strong magnetic field. It may break the TFT monitors.
- Do not display a fixed image on the screen for a long time. Use a screen-saver or other measures to avoid a fixed image displayed on the screen for a long time. Otherwise, it may cause burn-in image on the screen due the characteristics of liquid crystal.

(43/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

16.4 Storage Condition for Shipping Cartons

Storage environment

Temperature 0 to 40°C
 Humidity 60%RH or less

No-condensing occurs under low temperature with high humidity condition.

Atmosphere No poisonous gas that can erode electronic components and/or wiring

materials should be detected.

Time period 3 months

Unpacking To prevent damages caused by static electricity, anti-static precautionary measures

(e.g. earthing, anti-static mat) should be implemented.

Maximum piling up 7 cartons

16.5 Precautions for Peeling off the Protective film

The followings work environment and work method are recommended to prevent the TFT monitors from static damage or adhesion of dust when peeling off the protective films.


A) Work Environment

- a) Humidity: 50 to 70 %RH, Temperature15 to 27°C
- b) Operators should wear conductive shoes, conductive clothes, conductive finger tips and grounded wrist-straps. Anti-static treatment should be implemented to work area's floor.
- c) Use a room shielded against outside dust with sticky floor mat laid at the entrance to eliminate dirt.

B) Work Method

The following procedures should taken to prevent the driver ICs from charging and discharging.

- a) Use an electrostatic neutralization blower to blow air on the TFT monitors to its lower right when FPC is placed lower left.
 Optimize direction of the blowing air and the distance between the TFT monitors and the electrostatic neutralization blower.
- b) Put an adhesive tape (Scotch tape, etc) at the lower right corner area of the protective film to prevent scratch on surface of TFT monitors.
- c) Peel off the adhesive tape slowly (spending more than 2 secs to complete) by pulling it to opposite direction.



(44/45)

SPECIFICATIONS № 12TLM041

Issue: Jul. 13, 2012

APPENDIX

Reference Method for Measuring Optical Characteristics and Performance

1. Measurement Condition

Measuring instruments: CS1000 (KONICA MINOLTA), LCD7000(OTSUKA ELECTRONICS), EZcontrast160D (ELDIM)

Driving condition: Refer to the section "Optical Characteristics"


Measured temperature: 25°C unless specified

Measurement system: See the chart below. The luminance meter is placed on the normal line of

measurement system.

Measurement point: At the center of the screen unless otherwise specified


Dark box at constant temperature



Measurement is made after 30 minutes of lighting of the backlight.

Measurement point: At the center point of the screen

Brightness distribution: 9 points shown in the following drawing.



Dimensional ratio of active area

Backlight IL=35.0mA

(45/45)

SPECIFICATIONS № 12TLM041 Issue: Jul. 13, 2012			1	*
OI LOII TOATTONO Nº 12 TETEMOTT	I	SPECIFICATIONS № 12TLM041	Issue: Jul. 13,	2012

2. Test Method

Notice	Item	Test method	Measuring instrument	Remark
1	Response	Measure output signal waveform by the luminance meter when raster of window pattern is changed from white to black and from black to white.	LCD7000	Black display [Data]=00h White display [Data]=3Fh TON
		White Black White		Rise time
		White 100%		TOFF Fall time
		90%		
		10% 0% Black TON TOFF		
2	Contrast ratio	Measure maximum luminance Y1([Data]=3Fh) and minimum luminance Y2([Data]=00h) at the center of the screen by displaying raster or window pattern. Then calculate the ratio between these two values. Contrast ratio = Y1/Y2 Diameter of measuring point: 8mmφ	CS1000	
3	Viewing angle Horizontalθ Verticalφ	Move the luminance meter from right to left and up and down and determine the angles where contrast ratio is 5.	EZcontrast160D	
4	White chromaticity	Measure chromaticity coordinates x and y of CIE1931 colorimetric system at [Data] = 3Fh Color matching faction: 2°view	CS1000	
5	Burn-in	Visually check burn-in image on the screen after 2 hours of "window display" ([Data]=3Fh/00h).		At optimized VCOMDC
6	Center brightness	Measure the brightness at the center of the screen.	CS1000	
7	Brightness distribution	(Brightness distribution) = 100 x B/A % A : max. brightness of the 9 points	CS1000	