

Doc. Number:

- □Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: N133HCE SUFFIX: G62 Rev.C1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your consignature and comments.	firmation with your

Approved By	Checked By	Prepared By

Version 3.0 26.Mar.2018 1 / 48



CONTENTS

1. (GENERAL DESCRIPTION	5
	1.1 OVERVIEW	5
	1.2 GENERAL SPECIFICATIONS	5
2 . l	MECHANICAL SPECIFICATIONS	6
	2.1 CONNECTOR TYPE	6
	ABSOLUTE MAXIMUM RATINGS	
	3.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
	3.2 ELECTRICAL ABSOLUTE RATINGS	7
	3.2.1 TFT LCD MODULE	7
4 . l	ELECTRICAL SPECIFICATIONS	8
	4.1 FUNCTION BLOCK DIAGRAM	
	4.2. INTERFACE CONNECTIONS	8
	4.3 ELECTRICAL CHARACTERISTICS	10
	4.3.1 LCD ELETRONICS SPECIFICATION	10
	4.3.2 LED CONVERTER SPECIFICATION	12
	4.3.3 BACKLIGHT UNIT	14
	4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	15
	4.4.1 ELECTRICAL SPECIFICATIONS	15
	4.4.2 COLOR DATA INPUT ASSIGNMENT	
	4.5 DISPLAY TIMING SPECIFICATIONS	17
	4.6 POWER ON/OFF SEQUENCE	18
5. (OPTICAL CHARACTERISTICS	21
	5.1 TEST CONDITIONS	21
	5.2 OPTICAL SPECIFICATIONS	21
6. I	RELIABILITY TEST ITEM	24
7. I	PACKING	
	7.1 MODULE LABEL	
	7.2 CARTON	26
	7.2 CARTON	26
	7.3 PALLET	27
	7.4 UN-PACK METHOD	28
8. I	PRECAUTIONS	29
	8.1 HANDLING PRECAUTIONS	29
	8.2 STORAGE PRECAUTIONS	29
	8.3 OPERATION PRECAUTIONS	29
	Appendix. EDID DATA STRUCTURE	30
	Appendix. OUTLINE DRAWING	33



Appendix. SYSTEM COVER DESIGN GUIDANCE	36
Appendix. LCD MODULE HANDLING MANUAL	44



Version 3.0 26.Mar.2018 3 / 48



REVISION HISTORY

Version	Date	Page	Description
3.0	Mar.26, 2018	AII	Approval Spec. 3.0 was first issued

Version 3.0 26.Mar.2018 4 / 48



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133HCE-G62 is a 13.3" (13.3" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix		_
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	_
Pixel Arrangement	RGB vertical stripe		_
Display Colors	262,144	color	_
Transmissive Mode	Normally Black	-	_
Surface Treatment	Glare, Hard coating (3H)	(-/)	_
Luminance, White	400	Cd/m2	
Color Gamma	72%	NTSC	
Power Consumption	Total 4.15W (Max.) @ cell 0.8W (Max.), BL 3.35 W (Max.)		(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

Version 3.0 26.Mar.2018 5 / 48



2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Item
	Horizontal (H)		299.46	299.76	mm	
Vertical (V) w/o P-Cover AREA		176.64	176.94	177.24	mm	
Module Size	Vertical (V) w/ P-Cover AREA	_	_	177.24	mm	(1) (2)
	Thickness (T) w/o PCB	-	1.85	2.00	mm	
	Thickness (T) with PCB	-	_	4.00	mm	
A ativo Araa	Horizontal	293.66	293.76	293.86	mm	
Active Area	Vertical	165.14	165.24	165.34	mm	
	Weight	_	- 1	170	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76

User's connector Part No: IPEX-20453-030T-03




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	Unit	Noto	
Item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
ILCIII	Суппост	Min.	Max.	OTIIL	IVOLC	
Power Supply Voltage	VCCS	-0.3	+4.0	V	/1)	
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 26.Mar.2018 7 / 48



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

Version 3.0 26.Mar.2018 8 / 48



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 3.0 26.Mar.2018 9 / 48



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Cymphol	Value			Lloit	NIata	
		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)	
Н		Level	-	2.25	_	2.75	V	(5)
HPD	Low Level		-	0	-	0.4	V	(5)
HPD Impedance		R _{HPD}	30K	-	_	ohm	(5)	
Ripple Voltage			V_{RP}	-	50	-	mV	(1)
Inrush Current			I _{RUSH}	-	- \	1.5	А	(1),(2)
Power Supply Current Black Mosaic		laa	-	208	242	mA	(3)a	
		Mosaic	Icc		228	242	mA	(3)
Power per EBL WG		P _{EBL}	. 10	1.26		- 0	(4)	


Note (1) The ambient temperature is Ta = 25 ± 2 °C.

Note (2) IRUSH: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.






10 / 48 Version 3.0 26.Mar.2018



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = 25 ± 2 °C, $f_v = 60$ Hz,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.

Version 3.0 26.Mar.2018 11 / 48




4.3.2 LED CONVERTER SPECIFICATION

Doror	Parameter			Value	Lloit	Moto	
Parai	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5	12	21	V	
Converter Inrush Cu	ILED _{RUSH}	-	-	1.5	Α	(1)	
EN Control Level	Backlight On		2.2	-	3.6	٧	(4)
	Backlight Off		0	- (0.6	V	(4)
LED_EN Impedance	R _{LED_EN}	30K	- \	-	ohm	(4)	
DWW Control Lovel	PWM High Level		2.2		3.6	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K			ohm	(4)
PWM Control Duty F	Ratio	19	5	9	100	%	(5)
PWM Control F Voltage	VPWM_pp			100	mV		
PWM Control Frequ	ency	f _{PWM}	190		2K	Hz	(2)
LED Power Current	ILED	218	264	277	mA	(3)	

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.0 26.Mar.2018 12 / 48



VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.


PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$

$$N: \mathsf{Integer}\ (N \ge 3)$$

$$f: \mathsf{Frame}\ \mathsf{rate}$$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 26.Mar.2018 13 / 48




4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$

Daramatar	Cumphal		Value		1.10:4	NIoto
Parameter	Symbol	Min.	Min. Typ.		Unit	Note
LED Light Bar Power Supply Voltage	VL	26.0	28.0	30.0	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	IL		95		mA	
Power Consumption	PL	_	2.660	2.850	W	(3)
LED Life Time	L _{BL}	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 19 mA (Per EA) until the brightness becomes \leq 50% of its original value.

Version 3.0 26.Mar.2018 14 / 48




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0	_	2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75	_	200	nF	(2)
Main Link AC Coupling Capacitor	C ML Source	75	_	200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version 1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.3. There are many optional items described in eDP1.3. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor(C Aux Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 26.Mar.2018 15 / 48



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data	Sign	al							
	Color			Re	ed					Gre	een					BI	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	11	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	\1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	×1	1	1
	Yellow	1	1	1	1	1	1	1	1	1 \	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1 (1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	-0	1	/ :	:		:	:	ė		1	:	:	:
Of		:	:	:	:	- :	73			10		(:)		1	()	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1/	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	4	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	L	:	:	13	13	9:	:				:	:	:	:	:	:	:
Of	:	á		:	:		1	3:/		- (Œ	:	;	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	<u></u>	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	U	0	0	0	0	0	0	0	U	0	U	0	1	0
Scale		:C		<i>!</i> }		10	1				:	:	:	:	:	:	:		:
Of	Dive (C4)	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	U	7
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Blue(63)	0	U	U	0	U	0	U	U	0	U	U	U	I	I	I	I	I	I

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.0 26.Mar.2018 16 / 48




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.6	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	_
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	
DE	Horizontal Total Time	TH	2230	2250	2270	Тс	_
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	_
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-


INPUT SIGNAL TIMING DIAGRAM



Version 3.0 26.Mar.2018 17 / 48



4.6 POWER ON/OFF SEQUENCE





Timing Specifications

Parameter	Description	Reqd.		lue	Unit	Notes
44	•	Ву	Min	Max		
t2	Delay from LCD,VCCS to black video generation	Source	0.5	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Notes:2 and 3 below) Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability an initialize
t5	Link training duration	Source	0	- (ms	Dependant on Source link training protocol
t6	Link idle	Source	0		ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink		50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	_	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50		ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no validate video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sin will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to	Source	0.5	10	ms	_

Version 3.0 26.Mar.2018 19 / 48



t12	VCCS Power off time	Source	500	-	ms	_
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	_
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	_
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _∈	Delay from LED dimming signal to LED enable signal	Source	(0)	-	ms	
t_{F}	Delay from LED enable signal to LED dimming signal	Source	(0)	(-)	ms	

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

 The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 26.Mar.2018 20 / 48



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"
LED Light Bar Input Current	IL	95	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS


Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	-		(2), (5),(7)
Doonongo Timo	sponse Time				14	19	ms	(2) (7)
Response Time				0-1	11	16	ms	(3),(7)
werage Luminance of White		LAVE		340	400	-	cd/m ²	(4), (6),(7)
	Pod		$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.640		_	
	Red	Ry	Viewing Normal Angle		0.330		_	(1) (7)
Color	Green	Gx			0.300		_	
		Gy		Тур –	0.600	Typ +	_	
Chromaticity	Blue	Bx		0.03	0.150	0.03	_	(1),(7)
		Ву			0.060		_	
	\A/laita	Wx			0.313		_	
	White	Wy			0.329		_	
	Llovizontol	θ_x +		80	85	_		
\	Horizontal	θ_{x} -	OD: 40	80	85	_	D	(1),(5),
Viewing Angle	\ / a white a l	θ _Y +	CR≥10	80	85	_	Deg.	(7)
	Vertical	θ _Y -		80	85	_		
Marian Mariatian	In it a North and a second		$\theta_x=0^\circ$, $\theta_Y=0^\circ$	-	1.11	1.25	-	(5),(6),
White Variation		δW _{13p}	$\theta_x=0^\circ$, $\theta_Y=0^\circ$	-	1.33	1.54	_	(7)

Version 3.0 26.Mar.2018 21 / 48



Note (1) Definition of Viewing Angle (θx, θy):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]$$

$$\delta W_{13p} = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 26.Mar.2018 23 / 48



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour →60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0 26.Mar.2018 24 / 48




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N133HCE-G62
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.
- (f) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

(1)Bax Dimensions : 540(L)*450(W)*320(H) (2)40 Modules/Carton




Figure. 7-2 Packing method



7.3 PALLET




Figure. 7-3 Packing method

Version 3.0 26.Mar.2018 27 / 48



7.4 UN-PACK METHOD




Figure.7-4 Un-Pack method



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 26.Mar.2018 29 / 48



Appendix. EDID DATA STRUCTURE (TBD)

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)		Header	(hex)	(binary) 00000000
0			FF	11111111
7	<u> </u>	Header		1
2	02	Header	FF	11111111
3		Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8		EISA ID manufacturer name ("CMN")	0D	00001101
9		EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	80	10000000
11	0B	ID product code (MSB)	13	00010011
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	1F	00011111
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("6bits DisplayPort")	95	10010101
21	15	Active area horizontal ("29.376cm")	1D	00011101
22	16	Active area vertical ("16.524cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.640	А3	10100011
28	1C	Ry=0.330	54	01010100
29	1D	Gx=0.300	4C	01001100
30	1E	Gy=0.600	99	10011001
31	1F	Bx=0.150	26	00100110
32	20	By=0.060	0F	00001111
33		Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35		Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37		Manufacturer's reserved timings	00	00000000
38		Standard timing ID # 1	01	00000001
39		Standard timing ID # 1	01	00000001
40		Standard timing ID # 1	01	00000001
40	29	Standard timing ID # 2	01	00000001



43 44 45	2B	Standard timing ID # 3	0.4	
		Totalidala tilling ib # 0	01	00000001
45	2C	Standard timing ID # 4	01	00000001
	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("4 : 4")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("293 mm")	25	00100101
67	43	# 1 V image size ("165 mm")	A5	1010010
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	000011010
72	48	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
73	49	# 1 Pixel clock (hex LSB first)	3B	00111011
74	4A	# 1 H active ("1920")	80	10000000
75	4B	# 1 H blank ("330")	4A	01001010
76	4C	# 1 H active : H blank	71	01110001
77	4D	# 1 V active ("1080")	38	00111000
78	4E	# 1 V blank ("618")	6A	01101010
79	4F	# 1 V active : V blank	42	01000010
80	50	# 1 H sync offset ("48")	30	00110000
81	51	# 1 H sync pulse width ("32")	20	00100000
82	52	# 1 V sync offset : V sync pulse width ("4 : 4")	35	00110101
83	53	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("293 mm")	25	0010010
85	55	# 2 V image size ("165 mm")	A5	1010010
86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H limage size . v image size	00	00000000

Version 3.0 26.Mar.2018 31 / 48




88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 15%	26	00100110
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 20nits	14	00010100
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 400nits	C8	11001000
119	77	Panel Electronics Power @32x32 Chess Pattern =760mW	14	00010100
120	78	Backlight Power @60 nits =482mW	09	00001001
121	79	Backlight Power @Step 10 =3208mW	1F	00011111
122	7A	Nits @ 100% PWM Duty =400nit	B4	10110100
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	E3	11100011

Version 3.0 26.Mar.2018 32 / 48




Appendix. OUTLINE DRAWING



Version 3.0 26.Mar.2018 33 / 48






Version 3.0 26.Mar.2018 34 / 48



NOTES :

- 1. IN LRDER TE AVOID ABNORMAL DISPLAY, PUULING AND WHITE SPUT,
 NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, SAMERA, WLAN, WAN DR
 FOREIGN OBJECTS EVER FPC, THOON AND MR LEGATIONS.
- 2. EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- 18. MODJLE FLATNESS SPEC : +0.50 mm ~ -1.00 mm.




4. "()" MARKS THE REFERENCE DIMENSION.

Version 3.0 26.Mar.2018 35 / 48




Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 26.Mar.2018 36 / 48






Version 3.0 26.Mar.2018 37 / 48






Version 3.0 26.Mar.2018 38 / 48






Version 3.0 26.Mar.2018 39 / 48






Version 3.0 40 / 48






Version 3.0 41 / 48





Version 3.0 42 / 48





Version 3.0 43 / 48



Appendix. LCD MODULE HANDLING MANUAL

Purpose	 incorrect had not a this manual in this manual 	is prepared to prevent panel dys indling procedure. I provides guide in unpacking and ha which may contact / related with par ual to prevent panel loss.	andling steps.
1.	Unpacking		
		Open carton	Remove EPE Cushion
Ope	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		








Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel




Don't:

 Paste any material unto white reflector sheet



Don't

 Pull / Push white reflector sheet





Don't:

Hold at panel corner.



Don't:

- Twist panel.




Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.







Remove panel protector film starts from pull tape




Don't:

- Remove panel protector film From film another side.



Don't:

- Touch or Press PCBA Area.





Version 3.0 48 / 48