

Doc. Number:

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: N133HCG

SUFFIX: G52

DPN: MF95F Rev.: C1

Customer: Dell	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cosignature and comments.	onfirmation with your

Approved By	Checked By	Prepared By
許君逑	李軒誠	王弋豪

Version 3.0 3 March 2019 1 / 48 The



CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	14
4.4.1 ELECTRICAL SPECIFICATIONS	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	
7. PACKING	
7.1 MODULE LABEL	25
7.2 DELL Carton LABEL	26
7.3 PALLET	28
7.4 UN-PACK METHOD	29
8. PRECAUTIONS	30
8.1 HANDLING PRECAUTIONS	30
8.2 STORAGE PRECAUTIONS	30
8.3 OPERATION PRECAUTIONS	30
Appendix. EDID DATA STRUCTURE	31
Appendix. OUTLINE DRAWING	34



Appendix.	SYSTEM COVER DESIGN GUIDANCE	Ver.7 36
Appendix.	LCD MODULE HANDLING MANUAL	





REVISION HISTORY

Version	Date	Page	Description
3.0	5 Mar., 2019	All	Spec Ver. 3.0 was first issued

Version 3.0 3 March 2019 4 / 48 The



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133HCG-G52 is a 13.3" (13.3" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 16,777,216 colors •

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	-
Pixel Arrangement	RGB vertical stripe		-
Display Colors	16,777,216	color	-
Interface	eDP 1.3	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	300	Cd/m2	
Color Gamma	72%	NTSC	
Power Consumption	Total 1.99W(Max.) @ cell 0.44W(Max.), BL 1.55 W(Max.)		(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas Mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max. Unit		Note
	Horizontal (H)	299.96	300.26	300.56	mm	
	Vertical (V)	177.05	177.55	178.05	mm	
Module Size	Thickness (T) (w/o PCB)	2.1	2.25	2.4	mm	(1)(2)
	Thickness (T) (with PCB)			4.5	mm	
Antimo Aron	Horizontal	293.66	293.76	293.86	mm	
Active Area	Vertical	165.14	165.24	165.34	mm	
)	Weight	-	_	220	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20682-030E-02

User's connector Part No: IPEX-20453-030T-03




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Value		Linit	NIata
Item	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
ILCITI	Cyllibol	Min.	Max.	OTTIL	INOLO
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V_{IN}	-0.3	VCCS+0.3	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 3 March 2019 6 / 48 The



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT

Pin	Symbol	Description
1	CABC_EN	CABC Enable Input
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	H_GND	High Speed Ground
12	VCCS	LCD logic and driver power
13	VCCS	LCD logic and driver power
14	BIST_EN	Panel Built In Self Test Enable
15	GND	LCD logic and driver ground
16	GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	LED_EN	Backlight on /off
23	LED_PWM	System PWM signal input for dimming
24	NC	No Connection (Reserved for LCD test)
25	NC	No Connection (Reserved for LCD test)



26	LED_VCCS	Backlight power	
27	LED_VCCS	Backlight power	
28	LED_VCCS	Backlight power	
29	LED_VCCS	Backlight power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Note (2) The setting of CABC function are as follows.

Pin	Enable	Disable
CABC_EN	Hi	Lo or Open
BIST_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.

Version 3.0 3 March 2019 8 / 48 The



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


D		C [[Value		1.154	NI-4-
Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)(7)
LIDD	High Level		2.25	-	3.6	V	(6)
HPD	Low Level		0	-	0.4	V	(6)
HPD Impedance		R _{HPD}	30K			ohm	(5)
Ripple Voltage		V _{RP}	_	- \	100	mV	(1)
OF FNI (amount Valtages	High Level	V _{IHCE}	2.3	- \	3.6	V	(5)
CE_EN Input Voltage	Low Level	V _{ILCE}	0	(G)	0.5	V	(5)
CE_EN Impedance		R _{CE_EN}	30K	-	(E)	ohm	(5)
CADO EN Lacret Valtage	High Level	V _{IHCABC}	2.3	-	3.6	V	(5)
CABC_EN Input Voltage	Low Level	V _{ILCABC}	0		0.5	V	(5)
CABC_EN Impedance		R _{CABC_EN}	30K		-65	ohm	(5)
Inrush Current		I _{RUSH}	-		1.5	Α	(1),(2)
Mosai				116	134	mA	(3)a
Power Supply Current	Black	lcc		105	134	mA	(3)
Power per EBL WG		P _{EBL}			0.75	-	(4)

Note (1) The ambient temperature is Ta = 25 ± 2 °C.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

IIs: the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.








- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (6) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action Note (7) Input VCC Circuit is as below



Version 3.0 3 March 2019 10 / 48




4.3.2 LED CONVERTER SPECIFICATION

Parameter		Cumbal		Value	I I mit	Nloto	
Paran	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5	12	21	V	
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	Α	(1)
EN Control Level	Backlight On		2.2	_	3.6	V	(4)
	Backlight Off		0	- (0.6	V	(4)
LED_EN Impedance	2	R _{LED_EN}	30K	- \	-	ohm	(4)
DWW Control Love	PWM High Level		2.2		3.6	V	(4)
PWM Control Level	PWM Low Level		0	- 1	0.6	V	(4)
PWM Impedance		R _{PWM}	30K			ohm	(4)
PWM Control Duty F	Ratio		5		100	%	(5)
PWM Control F Voltage	VPWM_pp			100	mV		
PWM Control Freque	f _{PWM}	190		2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.		83	123	129	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.0 3 March 2019 11 / 48



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$
 $N: \mathsf{Integer}\ (N \ge 3)$
 $f: \mathsf{Frame}\ \mathsf{rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 3 March 2019 12 / 48




4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$

Davasatas	0		Value	L 1 54	NInto	
Parameter	Symbol	Min. Typ. Max.		Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26.0	28.0	30.0	V	/1\/2\/Duty1000/\
LED Light Bar Power Supply Current	ΙL		47		mA	(1)(2)(Duty100%)
Power Consumption	PL	_	1.297	1.497	W	(3)
LED Life Time	L _{BL}	15000	-	_	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 9.4 mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 3.0 3 March 2019 13 / 48




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C ML Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.3. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C Aux Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 3 March 2019 14 / 48



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Black													D	ata	Sig	nal										
Black		Color				R	ed							Gre	een							Bl	ue			
Red Green				R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	В4	ВЗ	B2	B1	B0
Basic Blue			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Blue		Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Colors Cyan		Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1,	1	1	0	0	0	0	0	0	0	0
Magenta	Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Yellow 1	Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
White		Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Red(0)/Dark Red(1)		Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Red(1)		White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red(1)		Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Red(2)			0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale Of	Gray	' '	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0./	0	0	0	0	0
Of Red Red(253)	_	:	:	:	:	:	:	:	:	0	: \	(:		10		Y		:	1	-		:	:	:	:
Red Red(253) 1 0 0 0 0 0 0 0 0 0 0 0 0		:	:	:	:	:	:	:	:	Ч	3	:					:	:		.(:	:		:
Red(254) 1 0<		Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(255) 1 0<		' "	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Green(0)/Dark		' '	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Green(1)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	0
Gray Green(2) 0 <td< td=""><td></td><td>1 2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>11</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></td<>		1 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	11	0	0	0	0	0	0	0	0
Scale : <td>Grav</td> <td>1 /</td> <td></td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>	Grav	1 /		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Of Green (253) 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0	_	:	:	6	:	:	:			13.7		1				1		:		:	:		:	:	:	
Green Green(253) 0			:	13		:	:	1	A	Y:2		:	:	1		4								:	:	
Green(254)		Green(253)	0	0	0	0	0	0	0	0	1	1	1	1)1	1	0	1	0	0	0	0	0	0	0	0
Green(255) 0 0 0 0 0 1 2		' '		0	0	0	0	0	0	0	1	1	9	1	1	1	1	0	0	0	0	0	0	0	0	0
Blue(0)/Dark		' '	0	0	0	0	0	0	0	0	1	1	.1	1	1	1	1	1	0	0	0	0	0	0	0	0
Gray Blue(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Blue(2) 0				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Scale : <td>Grav</td> <td></td> <td></td> <td>0</td> <td>1</td> <td>0</td>	Grav			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Of Blue (253)	_					1	:			1		:	:	:		:		:								
Blue Blue(253) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 1 Blue(254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1						1			0	1													:	:		
Blue(254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1		Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1		1
				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1		0
		Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.0 3 March 2019 15 / 48




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.6	MHz	-
DE	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	ТН	-
	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	_
	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	ТН-ТНВ	330	ТН-ТНВ	Tc	-

INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE





Timing Specifications (TBD)

Parameter	Description	Reqd.	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10 10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0		ms	Dependant on Source link training protocol
t6	Link idle	Source	0		ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink		50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	_	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	_

Version 3.0 3 March 2019 18 / 48



140	VOCC Davison off times	Carrage	E00			
t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t_D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	_
t _∈	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	
t_{F}	Delay from LED enable signal to LED dimming signal	Source	0	(-)	ms	

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

 The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 3 March 2019 19 / 48



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V_{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"
LED Light Bar Input Current	IL	47	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2), (5),(7)
Docnonco Timo	Response Time				14	19	ms	(2) (7)
response nine		T _F		0-	11	16	ms	(3),(7)
Average Lumina	ance of White	LAVE		255	300	-	cd/m ²	(4), (6),(7)
	Dod	Rx			0.640		-	
	Red	Ry	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$		0.330		-	
	Green	Gx	Viewing Normal Angle		0.300		-	
Color	Green	Gy		Тур –	0.600	Тур +	-	(1) (7)
Chromaticity	Blue	Bx		0.03	0.150	x0.03	-	(1),(7)
	Dide	Ву			0.060		-	
	White	Wx			0.313		-	
	VVIIILE	Wy			0.329		-	
Color Gamut	sRGB	C.G.		96	100	-	%	(1),(7), (8)
		θ_x +		80	85	-		
Viennine Anale	Horizontal	θ_{x} -	00>40	80	85	-	Doo	(1),(5),
Viewing Angle	N (marking a l	θ_Y +	CR≥10	80	85	_	Deg.	(7)
Vertical		θ_{Y} -		80	85	-		
		δW _{5p}	θ _x =0°, θ _Y =0°	_	1.11	1.25	-	(5),(6),
White Variation		δW _{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	1.34	1.54	_	(7)

Version 3.0 3 March 2019 20 / 48



Note (1) Definition of Viewing Angle (θx, θy): Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]$$

$$\delta W_{13p} = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 22 / 48



Note (8) Definition of color gamut (C.G%):


C.G%= Area (R, G, B) / Area (R₀, G₀, B₀,)* 100%

R₀, G₀, B₀: CIE1931coordinates of red, green, and blue defined by sRGB.

R, G, B: CIE1931 coordinates of red, green, and blue in module at 63 gray level.

R₀ G₀ B₀: area of triangle defined by R₀, G₀, B₀

R G B: area of triangle defined by R, G, B





6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0 3 March 2019 24 / 48



7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.










N133HCG-G52 Rev. XX

XXXXXXXMDLNNN

TW-0MF95F-INT00-YMD-XXXX-A00 DP/N 0MF95F



- (a) Model Name: N133HCG-G52
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL Logo : XXXXX is UL factory ID.
- (f) Dell 2D label contains information as below:



- (f-2) Production location: Made in XXXX.
- (f-3) ZZZ:Revision code: X00, X10, X20, A00..etc.



SST (WS)	X00, X01, X02, X09
PT (ES)	X10, X11, X12, X19
ST (CS)	X20, X21, X23, X29
XB (MP)	A00, A01, A02, A99

7.2 DELL Carton LABEL

Dell carton label contains information as below:



(a) PKG ID: 04688-INT00-YMD-XXXXXXX-0SSSSS -ZZ

Dell P/N
Serial numbers.
Production Year, Month, Date
Manufacturing ID

(b) Production location: Made in XXXX.


(c) Revision code: X00, X10, X20, A00..etc.

(d) BOX Quantity: ZZ



7.2 CARTON

(1)Box Dimensions : 540(L)*450(W)*320(H) (2)40 Modules/Carton






Sea & Land Transportation

7.3 PALLET


FIRE

Air Transportation





7.4 UN-PACK METHOD





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	1111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	ID system manufacturer name ("CMN")	0D	00001101
9		ID system manufacturer name	AE	10101110
10		ID system Product Code (LSB)	90	10010000
11		ID system Product Code (MSB)	13	00010011
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13		32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14		32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16		Week of manufacture (fixed week code)	10	00010000
17	11	Year of manufacture (fixed year code)	1C	00011100
18	12	Version=1	01	00000001
19	13	Revision=4	04	00000100
20	14	Vedio Input Definition	A5	10100101
21	15	Active area horizontal ("29.376cm")	1D	00011101
22	16	Active area vertical ("16.524cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24		Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26		Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27		Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset: H sync pulse width: V sync offset: V sync width	00	00000000
66	42	# 1 H image size ("293 mm")	25	00100101
67	43	# 1 V image size ("165 mm")	A5	10100101
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("152.84MHz")	B4	10110100
73	49	# 2 Pixel clock (hex LSB first)	3B	00111011
74	4A	# 2 H active ("1920")	80	10000000
75	4B	# 2 H blank ("330")	4A	01001010
76	4C	# 2 H active : H blank	71	01110001
77	4D	# 2 V active ("1080")	38	00111000
78	4E	# 2 V blank ("335")	4F	01001111
79	4F	# 2 V active : V blank	41	0100000
80	50	# 2 H sync offset ("48")	30	00110000
81	51	# 2 H sync pulse width ("32")	20	00100000
82	52	# 2 V sync offset : V sync pulse width ("3 : 5")	35	00110101
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("293 mm")	25	0010010
85	55	# 2 V image size ("165 mm")	A5	10100101
86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H boarder ("0")	00	00000000

Version 3.0 3 March 2019 32 / 48




88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync,	1A	00011010
09	59	Negative Vsync		
90	5A	Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data Type Tag: Alphanumeric Data String (ASCII)	FE	11111110
94	5E	Flag	00	00000000
95	5F	Dell P/N 1st Character "M"	4D	01001101
96	60	Dell P/N 2nd Character "F"	46	01000110
97	61	Dell P/N 3rd Character "9"	39	00111001
98	62	Dell P/N 4th Character "5"	35	00110101
99	63	Dell P/N 5th Character "F"	46	01000110
100	64	EDID Revision	80	10000000
101	65	Manufacturer P/N "1"	31	00110001
102	66	Manufacturer P/N "3"	33	00110011
103	67	Manufacturer P/N "3"	33	00110011
104	68	Manufacturer P/N "H"	48	01001000
105	69	Manufacturer P/N "C"	43	01000011
106	6A	Manufacturer P/N "G"	47	01000111
107	6B	New line character indicates end of ASCII string	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag: Manufacturer Specified Data 00	00	00000000
112	70	Flag	00	00000000
113	71	Color Management	01	00000001
114	72	Panel Type and Revision	41	01000001
115	73	Frame Rate	01	00000001
116	74	Light Controller Interface and Maximum Luminance	9E	10011110
117	75	Front Surface / Polarizer and Pixel Structure	00	00000000
118	76	Multi-Media Features	10	00010000
119	77	Multi-Media Features	00	00000000
120	78	Special Features	00	00000000
121	79	Special Features	0A	00001010
122	7A	Special Features	01	00000001
123	7B	New line character indicates end of ASCII string	0A	00001010
124	7C	Padding with "Blank" character	20	00100000
125	7D	Padding with "Blank" character	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	AA	10101010

Version 3.0 3 March 2019 33 / 48




Appendix. OUTLINE DRAWING



Version 3.0 34 / 48





NOTES :

- IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT,
 NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR
 FOREIGN OBJECTS OVER FRO, AND THOON LOCATIONS.
 EDP CONNECTOR IS WEASURED AT PINT AND ITS MATING LINE.
 MODULE FLATNESS SPEC (0.5 mm) MAX.(SPEC WILL BE MODIFIED AFTER DVT CHECK).
 "()" WARKS THE REFERENCE DIMENSION.




Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper

2. Height : Height gauge


Appendix. SYSTEM COVER DESIGN GUIDANCE

Ver.7




Version 3.0 36 / 48






Version 3.0 37 / 48






Version 3.0 38 / 48






Version 3.0 39 / 48






Version 3.0 3 March 2019 40 / 48






Version 3.0 3 March 2019 41 / 48









Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for

collaboration design. We can help to verify and pass risk assessment for customer reference.

Version 3.0 3 March 2019 43 / 48



Appendix. LCD MODULE HANDLING MANUAL

polidix. L	CD MODULE HANDL		
Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 		
1.	Unpacking		
		Open carton	Remove EPE Cushion
Oper	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2	Panel Lifting		
	Lanci Litting		



Remove PET Cover



Remove PE Foam



Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Do and Don't

- Handle with both hands.
- Handle panel at left and right edge.



Don't :

Lifting with one hand.



Handle at PCBA side.



Version 3.0 3 March 2019 45 / 48



Don't:

- Stack panels.



- Press panel.




Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Don't:

 Paste any material unto white reflector sheet



Don't

 Pull / Push white reflector sheet





Don't:

· Hold at panel corner.



Don't:

- Twist panel.




Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.





Do :

 Remove panel protector film starts from pull tape



Don't:

 Remove panel protector film From film another side.



Don't:

- Touch or Press PCBA Area.



