

Tentative Specification
Preliminary Specification
Approval Specification

# MODEL NO.: N156HCE SUFFIX: EAA

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By

Version 1.0 14 April 2016 1 / 46



### CONTENTS

. 4
. 4
. 4
. 4
.4
. 5
. 5
. 5
. 5
. 6
. 6
. 6
8.
. 8
10
12
13
13
14
15
16
19
19
19
22
23
23
24
25
26
27
27
27
27
28
31
33
11



### REVISION HISTORY

Version	Date	Page	Description
1.0	Jan. 26. 2016	All	N156HCE-EAA(45% NTSC, eDP1.2) Preliminary Spec was first issued.

Version 1.0 14 April 2016 3 / 46



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N156HCE-EAA is a 15.6" (15.6" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD AAS mode and can display 262,144 colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.6 diagonal		
Driver Element	a-si TFT active matrix		
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	_
Pixel Arrangement	RGB vertical stripe		_
Display Colors	262,144	color	_
Transmissive Mode	Normally Black		_
Surface Treatment	Hard coating (3H), Anti-Glare		_
Luminance, White	220	Cd/m2	
Color Gamut	45%	NTSC	
Power Consumption	Total (3.94) W (Max.) @ cell (1.0) W (Max.), BL (2.94) W (Max.)	50)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2$  °C, whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Typ.	Max.	Unit	Note
	Horizontal (H)	359.00	359.50	360.00	mm	
Module Size	Vertical (V)	206.00	206.50	207.00	mm	(1)(2)
	Thickness (T)		3.03	3.20	mm	
A ative Area	Horizontal	344.06	344.16	344.26	mm	
Active Area	Vertical	193.49	193.59	193.69	mm	
Weight		-	355	365	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



#### 2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12 User's connector Part No: IPEX-20453-030T-03

Version 1.0 14 April 2016 4 / 46




#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	lue	l (nit	Note	
Item	Symbol	Min.	Max.	Unit		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max.
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE


Item	Symbol	Val	lue	Unit	Note	
Ittorri	Суппост	Min.	Max.	OTTIL	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	(25)	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	(6)	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	(6)	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 1.0 14 April 2016 5 / 46

#### 4. ELECTRICAL SPECIFICATIONS

#### 4.1 FUNCTION BLOCK DIAGRAM



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

Version 1.0 14 April 2016 6 / 46



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 1.0 14 April 2016 7 / 46



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Lleif	Nloto
		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		$V_{RP}$	_	50	_	mV	(1)
Inrush Current		I <sub>RUSH</sub>	_	-	1.5	Α	(1),(2)
Dowor Supply Current	Mosaic	1		(260)	(300)	mA	(3)a
Power Supply Current	Black	lcc		(240)	(280)	mA	(3)
LDD	High Level		2.25	(	2.75	V	(4)
HPD	Low Level		0	-\	0.4	V	(4)
HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)

Note (1) The ambient temperature is Ta = 25 ± 2 °C.

Note (2) IRUSH: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




Version 1.0 14 April 2016 8 / 46



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25  $\pm$  2 °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.

#### a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 1.0 14 April 2016 9 / 46




#### 4.3.2 LED CONVERTER SPECIFICATION

Doror	notor	Symphol		Value		Lleit	Nloto
Parar	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input Pov	ver Supply Voltage	LED_Vccs	(5.0)	(12.0)	(21.0)	V	
Converter Inrush Cu	rrent	ILED <sub>RUSH</sub>	_	_	1.5	Α	(1)
LED EN Control	Backlight On		(2.2)	_	(5.0)	V	(4)
Level	Backlight Off		0	_	(0.6)	V	(4)
LED_EN Impedance	<u>)</u>	R <sub>LED_EN</sub>	30K	- C	-	ohm	(4)
DIA/NA Control Lovel	PWM High Level		(2.2)		5	V	(4)
PWM Control Level	PWM Low Level		0		(0.6)	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-		ohm	(4)
PWM Control Duty F	Ratio		(5)		100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp		6	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	(190)		(2K)	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	(192)	(232)	(245)	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta =  $25 \pm 2$  °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.



Version 1.0 14 April 2016 10 / 46




#### VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range  $(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$   $N: \text{Integer } (N \geq 3)$   $f: \text{Frame rate}$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25 ± 2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 1.0 14 April 2016 11 / 46




#### 4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$ 

Daramatar	C. make al		Value	L lmi4	Noto	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(4)(2)(Dut)(4)(0)()
LED Light Bar Power Supply Current	lL		80		mA	(1)(2)(Duty100%)
Power Consumption	PL	2.08	2.32	2.4	W	(3)
LED Life Time	L <sub>BL</sub>	15000	_	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25  $\pm$ 2 °C and I<sub>L</sub> = 20 mA (Per EA) until the brightness becomes  $\leq$  50% of its original value.

Version 1.0 14 April 2016 12 / 46




#### 4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C ML Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 1.0 14 April 2016 13 / 46



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[	Data	Sign	al							
	Color			Re	ed					Gre	een					Bl	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1_	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	11	> 1	1
	Yellow	1	1	1	1	1	1	1	1	1	4	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	\1	1	1	1	1	<u>~1</u>	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	i i	1	):	:			1	:		:	:	:
Of	:	:	:	:	:	:	:	1	:	: '	(;		): <	S:	: 4	(:/	1	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	, 1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	1.		:	:	11.	): _	<i>7.</i>	: .	(:)	-:	:	:	:	:	:	:
Of	:	:	:	:	1	:	6:0					-		:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	N	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale		:		1:7	~//	:		$\sim$	:	:	:	:	:	:	:	:	:	:	:
Of	DIV (OA)	:		):	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	7	0
	Blue(63)	0	_0_	U	0	U	U	U	U	U	U	0	U	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 1.0 14 April 2016 14 / 46



#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	151.6	152.84	154.04	MHz	-
	Vertical Total Time	TV	1128	1132	1188	TH	_
	Vertical Active Display Period	TVD	1080	1080	1080	TH	_
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2065	2250	2362	Тс	\\-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	_
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-

#### Refresh rate 40Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	101.08	101.88	102.68	MHz	(1)
	Vertical Total Time	TV	1128	1132	1188	TH	(1)
	Vertical Active Display Period	TVD	1080	1080	1080	TH	(1)
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	(1)
	Horizontal Total Time	TH	1408	2250	2362	Tc	(1)
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	(1)
	Horizontal Active Blanking Period	THB	TH-THB	330	TH-THB	Tc	(1)

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


#### INPUT SIGNAL TIMING DIAGRAM



Version 1.0 14 April 2016 15 / 46



#### 4.6 POWER ON/OFF SEQUENCE





#### Timing Specifications

Parameter	Description	Reqd. By	Val Min	ue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0		ms	Allows for Source to read Link capability a initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0		ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink		50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205) bit 0), and Sink will no longer generate automatic Black Video automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	_	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbag image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valvideo data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Si will automatically display Black Video. (See Notes: 2 and 3 below)  *: Recommended by INX. To avoid garbag image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	_
t12	VCCS Power off time	Source	500	-	ms	_
	LED power rail rise time, 10% to	Source	0.5	10	ms	

Version 1.0 14 April 2016 17 / 46



	90%					
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	_
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	_
t₀	Delay from LED dimming signal to LED power falling	Source	1	-	ms	_
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	(0)	-	ms	_
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	(0)	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

  The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 1.0 14 April 2016 18 / 46



#### 5. OPTICAL CHARACTERISTICS

#### 5.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	Ha	50±10	%RH				
Supply Voltage	V <sub>CC</sub>	3.3	V				
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	IL	80	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	-	-	(2), (5),(7)
Doononoo Timo		T <sub>R</sub>		- 1	14	16	ms	/2\ /7\
Response Time		T <sub>F</sub>			11	14	ms	(3),(7)
Average Luminance of White		LAVE		187	220		cd/m <sup>2</sup>	(4), (6),(7)
	Dad	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		(0.590)		_	
	Red		Viewing Normal Angle		(0.350)		-	
Green		Gx			(0.330)		-	
Color	Green	Gy		Тур –	(0.555)	Тур +	-	(1),(7)
Chromaticity	Blue	Bx		0.03	(0.153)	0.03	-	
		Ву			(0.119)		_	
	White	Wx			0.313		-	
	VVIIILE	Wy			0.329		-	
	Horizontal	$\theta_x$ +		80	89			
Migrating Angle	Honzontai	$\theta_{x}$ -	CD>10	80	89	-	Dog	(1),(5),
Viewing Angle	Vartical	$\theta_Y$ +	CR≥10	80	89	-	Deg.	(7)
	Vertical	$\theta_{Y}$ -		80	89	-		
White Variation		δW <sub>5p</sub>	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$	80	90		-	(5),(6), (7)
White Variation		δW <sub>13p</sub>	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$	65	75		-	(5),(6), (7)


Version 1.0 14 April 2016 19 / 46



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Normal

$$\theta x = \theta y = 0^{\circ}$$



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 1.0 14 April 2016 20 / 46



#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]\}*100%$ 

 $\delta W_{13p} = \{Minimum [L (1)~L (13)] / Maximum [L (1)~L (13)]\}*100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 1.0 21 / 46



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←—→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	( ' / ( - /
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 1.0 14 April 2016 22 / 46




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156HCE-EAA
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.
- (f) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

(1)Box Dimensions : 500(L)+370(W)+270(H) (2)20 Modules/Carton




Figure. 7-2 Packing method



#### 7.3 PALLET




Figure. 7-3 Packing method



#### 7.4 UN-PACK METHOD




Figure. 7-4 Un-Packing method



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### 8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 1.0 27 / 46



### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)			(hex)	(binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
/	07	Header	00	00000000
8		EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	D8	11011000
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13		ID S/N (fixed "0")	00	00000000
14		ID S/N (fixed "0")	00	00000000
15		ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture ("31")	1F	00011111
17	11	Year of manufacture ("2015")	19	00011001
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21		Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24		Feature support ("RGB, Non-continous")	02	00000010
25		Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29		Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001

Version 1.0 14 April 2016 28 / 46



44	2C	Standard timing ID # 4	01	0000000
45	2D	Standard timing ID # 4	01	0000000
46	2E	Standard timing ID # 5	01	0000000
47	2F	Standard timing ID # 5	01	0000000
48	30	Standard timing ID # 6	01	0000000
49	31	Standard timing ID # 6	01	0000000
50	32	Standard timing ID # 7	01	0000000
51	33	Standard timing ID # 7	01	0000000
52	34	Standard timing ID # 8	01	0000000
53	35	Standard timing ID # 8	01	0000000
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	1011010
55	37	# 1 Pixel clock (hex LSB first)	3B	0011101
56		# 1 H active ("1920")	80	1000000
57		# 1 H blank ("330")	4A	0100101
58		# 1 H active : H blank	71	0111000
59		# 1 V active ("1080")	38	0011100
60		# 1 V active ( 1000 ) # 1 V blank ("52")	34	0011010
61		# 1 V blank ( 32 ) # 1 V active : V blank	40	0100000
62		# 1 V active . V blank # 1 H sync offset ("80")	50	0101000
63		# 1 H sync bilset ( 60 )  # 1 H sync pulse width ("54")	36	0011011
64			68	0110100
65		# 1 V sync offset : V sync pulse width ("6 : 8")	00	0000000
66	41	# 1 H image size ("344 mm")	58	0101100
67		# 1 H image size ("344 mm")	C1	11000000
68		# 1 V image size ("193 mm")	10	0001000
		# 1 H has and an ("O")		
69 70		# 1 H boarder ("0")	00	0000000
71		# 1 V boarder ("0") Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00001101
72	48	Detailed timing description # 2 Pixel clock ("101.89"MHz, According to VESA CVT Rev1.4)	CD	1100110
73	49	# 2 Pixel clock (hex LSB first)	27	0010011
74	4A	# 1 H active ("1920")	80	1000000
75	4B	# 1 H blank ("330")	4A	0100101
76	4C	# 1 H active : H blank	71	0111000
77	4D	# 1 V active ("1080")	38	0011100
78	4E	# 1 V blank ("52")	34	0011010
79		# 1 V active : V blank	40	0100000
80	1000	# 1 H sync offset ("80")	50	0101000
81		# 1 H sync pulse width ("54")	36	0011011
82	A	# 1 V sync offset : V sync pulse width ("6 : 8")	68	0110100
83		# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	0000000
84		# 2 H image size ("344 mm")	58	0101100
85		# 2 V image size ("193 mm")	C1	1100000
86		# 2 H image size ( 199 mm) /	10	0001000
87		# 2 H mage size . v image size # 2 H boarder ("0")	00	0000000
88		# 2 V boarder ("0")	00	0000000
89		Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	0001101
90	5A	NA	00	0000000

Version 1.0 14 April 2016 29 / 46




91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 27%	44	01000100
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 11nits	0B	00001011
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 220nits	6E	01101110
119	77	Panel Electronics Power @32x32 Chess Pattern =710mW	11	00010001
120	78	Backlight Power @60 nits =760mW	13	00010011
121	79	Backlight Power @Step 10 =2786mW	22	00100010
122	7A	Nits @ 100% PWM Duty =220nit	6E	01101110
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	В8	10111000
	A		_	-

Version 1.0 14 April 2016 30 / 46




### Appendix. OUTLINE DRAWING



Version 1.0 14 April 2016 31 / 46






Note. Dimensions measuring instruments as below,

Length/ Width/Thickness : Caliper
 Height : Height gauge




#### Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 1.0 14 April 2016 33 / 46






Version 1.0 14 April 2016 34 / 46






Version 1.0 14 April 2016 35 / 46






Version 1.0 14 April 2016 36 / 46






Version 1.0 14 April 2016 37 / 46





Version 1.0 14 April 2016 38 / 46






The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.

#### 15 Color of system front-cover material




Definition

To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.

Version 1.0 14 April 2016 39 / 46





Version 1.0 40 / 46



### Appendix. LCD MODULE HANDLING MANUAL

Purpose	<ul> <li>This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure.</li> <li>This manual provides guide in unpacking and handling steps.</li> <li>Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.</li> </ul>	
1.	Unpacking	









3. Do and Don't

#### Do :

- Handle with both hands.
- Handle panel at left and right edge.



### Don't:

- Lifting with one hand.



Handle at PCBA side.



### Don't:

- Stack panels.




Press panel.



### Don't:

- Put foreign stuff onto panel




- Put foreign stuff under panel






### Don't:

 Paste any material unto white reflector sheet



### Don't:

 Pull / Push white reflector sheet



### Don't:

Hold at panel corner.



### Don't:

- Twist panel.





#### Do

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.



#### Do

 Remove panel protector film starts from side tape.



### Don't:

Remove panel protector film from film corner directly before side tape is removed.





### Don't:

- Touch or Press PCBA Area.



