

Tentative Specification
Preliminary Specification
Approval Specification

# MODEL NO.: N160JCA SUFFIX: EEL Rev.C1 (SD10Z34944)

Customer: Lenovo	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cosignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By

Version 1.0 17 May 2021 1 / 46



# PRODUCT SPECIFICATION CONTENTS

REVISION HISTORY	
1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	7
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	8
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	
4.3.3 BACKLIGHT UNIT	
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	15
4.4.1 DISPLAY PORT INTERFACE	
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	
7. PACKING	
7.1 MODULE LABEL	24
7.2 CARTON	24
8. PRECAUTIONS	27
8.1 HANDLING PRECAUTIONS	27
8.2 STORAGE PRECAUTIONS	27
8.3 OPERATION PRECAUTIONS	27
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	31
Appendix. SYSTEM COVER DESIGN GUIDANCE	33
Appendix. LCD MODULE HANDLING MANUAL	42



#### **REVISION HISTORY**

Version	Date	Page	Description
1.0	Mar. 21, 2021	ALL	Spec Ver.1.0 was first issued.

Version 1.0 17 May 2021 3 / 46



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N160JCA-EEL is a 16.0" (16.0" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1200 FHD AAS mode and can display 16,777,216 colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	16.0" diagonal	inch	
Driver Element	a-si TFT active matrix		-
Pixel Number	1920 x R.G.B. x 1200	pixel	-
Pixel Pitch	0.17952 (H) x 0.17952 (V)	mm	-
Pixel Arrangement	RGB vertical stripe		-
Display Colors	16.7M	Color	-
Interface	eDP 1.2		(2)
Transmissive Mode	Normally Black		-
Surface Treatment	Hard coating (3H), Anti-Glare	0-	-
Luminance, White	300	Cd/m2	
Color Gamut	45%	NTSC	
Power Consumption	Total (4.5) (max.) @ cell (0.7)W (max.), BL (3.8) W (max.)		(1)
Special Function	G-sync DD(Not support) G-sync nVSR(Not support) Free-sync (support) PSR(Not support)		

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas Mosaic pattern is displayed.

Note (2) Display port interface signals should follow VESA DisplayPort Standard Version 1. Revision 1a and VESA Embedded DisplayPort<sup>TM</sup> Standard Version 1.2 (eDP1.2). There are many optional items described in eDP1.2. If some optional item is requested, please contact us.

Version 1.0 4 / 46




#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal (H)	349.38	349.68	349.98	mm	
	Vertical (V) (w PCB)	224.22	224.52	224.82	mm	
	Thickness (T) (w/o PCB)	_	3	3.20	mm	(1)(2)(3)
	Thickness (T) (w PCB)	_	5.1	5.30	mm	
Antimo Aron	Horizontal	344.58	344.68	344.78	mm	
Active Area	Vertical	215.32	215.42	215.52	mm	
	Weight		395	405	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly



#### 2.1 CONNECTOR TYPE

Please refer appendix outline drawing for detail design.

Connector Part No.: IPEX-20455-030E-76 or STM-MSAK24025P30MB

User's connector Part No: IPEX-20453-030T-03

Version 1.0 17 May 2021 5 / 46




### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

I to ma	Cumahal	Va	l loit	Ninto	
Item	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max.
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



Version 1.0 17 May 2021 6 / 46



### 3.2 ELECTRICAL ABSOLUTE RATINGS


#### 3.2.1 TFT LCD MODULE

Item	Symbol	Val	ue	Unit	Note	
Ittorri	O y I I I D O I	Min.	Max.	OTTIL	INOLO	
Power Supply Voltage	VCCS	-0.3	+4.0	V	/1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

### 4. ELECTRICAL SPECIFICATIONS

### 4.1 FUNCTION BLOCK DIAGRAM



Version 1.0 17 May 2021 7 / 46



### 4.2. INTERFACE CONNECTIONS


### PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	LCD logic and driver power	
13	VCCS	LCD logic and driver power	
14	BIST_EN	Panel Built In Self Test Enable	Note (2)
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	HPD signal pin	
18	BL_GND	Backlight ground	
19	BL_GND	Backlight ground	
20	BL_GND	Backlight ground	
21	BL_GND	Backlight ground	
22	LED_EN	Backlight on /off	
23	LED_PWM	System PWM signal input for dimming	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	Backlight power	
27	LED_VCCS	Backlight power	
28	LED_VCCS	Backlight power	
29	LED_VCCS	Backlight power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.

Version 1.0 17 May 2021 8 / 46





PCBA

Note (2) The setting of BIST function are as follows.

Pin	Enable	Disable
BIST_EN	High Level	Low Level or Open

Version 1.0 17 May 2021 9 / 46



### 4.3 ELECTRICAL CHARACTERISTICS

### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
		Symbol	Min.	Тур.	Max.	Offile	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		$V_{RP}$	_	-	(100)	mV	(1)
Inrush Current		I <sub>RUSH</sub>	_	_	1.5	А	(1),(2)
	Mosaic			()	(212)	mA	(3)a
Power Supply Current	Black	Icc		()	()	mA	(3)
	(Solid Pattern)			()	(554)	mA	(3)b
HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)
LIDD	High Level		(2.25)		(3.6)	V	(5)
HPD	Low Level		0	- 3	(8.0)	V	(5)
DICT EN	High Level		(3.0)		(3.6)	V	
BIST_EN	Low Level	7	0		(0.6)	V	

Note (1) The ambient temperature is Ta = 25 ± 2 °C.

Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.




Version 1.0 17 May 2021 10 / 46



#### VCCS rising time is 0.5ms



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and fv = 60 Hz, whereas a power dissipation check pattern below is displayed.
  - a. Mosaic Pattern



Active Area

- b. The solid pattern is the largest one of R/G/B pattern.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 1.0 17 May 2021 11 / 46




#### 4.3.2 LED CONVERTER SPECIFICATION

		C b. a. l		Value		1.1	h l a 4 a
Parar	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input Pow	er Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ILED <sub>RUSH</sub>	_	-	1.5	Α	(1)	
LED EN Control	Backlight On		(2.2)	-	(5.0)	V	(4)
Level	Backlight Off		0	7	(0.6)	V	(4)
LED_EN Impedance		R <sub>LED_EN</sub>	30K	1-1	-	ohm	(4)
	PWM High Level		(2.2)		(5)	V	(4)
PWM Control Level	PWM Low Level		0	- 1	(0.6)	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K			ohm	(4)
PWM Control Duty F	Ratio		5	9	100	%	
PWM Control Permissive Ripple Voltage		VPWM_pp			100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190		2K	Hz	(2)
LED Power Current LED_VCCS =Typ.		ILED	(257)	(290)	(316)	mA	(3)
LED dimming contr			DC Mode				

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25 ± 2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.



Version 1.0 17 May 2021 12 / 46



#### VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{PWM} \le (N+0.66)*f$$
  
 $N: Integer \ (N \ge 3)$   
 $f: Frame rate$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25 ± 2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 1.0 17 May 2021 13 / 46




#### 4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$ 

Danasasas	O la a l		Value		Unit	Nloto	
Parameter	Symbol	Min.	Тур.	Тур. Мах.		Note	
LED Light Bar Power Supply Voltage	VL	27	28.5	30	V	(4)(2)(D+4000()	
LED Light Bar Power Supply Current	IL	_	106.2		mA	(1)(2)(Duty100%)	
Power Consumption	PL	-	3.03	3.19	W	(3)	
LED Life Time	L <sub>BL</sub>	15000			Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> =17.7 mA (Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 1.0 17 May 2021 14 / 46




### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


#### 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	(75)		(200)	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	(75)		(200)	nF	(3)


Note (1) Display port interface related AC coupled signals are following VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C\_ML\_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 1.0 17 May 2021 15 / 46



#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh rate 60Hz

0.1			2.24	_			5.1.4
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	(152.28)	(154.26)	(156.24)	MHz	-
	Vertical Total Time	TV	(1232)	(1236)	(1240)	TH	-
	Vertical Active Display Period	TVD	(1200)	(1200)	(1200)	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	(36)	TV-TVD	TH	_
DE	Horizontal Total Time	TH	(2060)	(2080)	(2100)	Tc	-
	Horizontal Active Display Period	THD	(1920)	(1920)	(1920)	Tc	\\ \ -
	Horizontal Active Blanking Period	THB	TH-THD	(160)	TH-THD	Tc	_

#### Refresh rate 50Hz (Power Saving Mode)


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	(126.89)	(128.54)	(130.2)	MHz	-
	Vertical Total Time	TV	(1232)	(1236)	(1240)	TH	-
	Vertical Active Display Period	TVD	(1200)	(1200)	(1200)	TH	_
DE	Vertical Active Blanking Period	TVB	TV-TVD	(36)	TV-TVD	TH	_
DE	Horizontal Total Time	TH	(2060)	(2080)	(2100)	Tc	_
	Horizontal Active Display Period	THD	(1920)	(1920)	(1920)	Tc	_
	Horizontal Active Blanking Period	THB	TH-THD	(160)	TH-THD	Tc	-

#### Refresh rate 48Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	(121.83)	(123.40)	(124.99)	MHz	-
	Vertical Total Time	TV	(1232)	(1236)	(1240)	TH	-
	Vertical Active Display Period	TVD	(1200)	(1200)	(1200)	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	(36)	TV-TVD	TH	-
DE	Horizontal Total Time	TH	(2060)	(2080)	(2100)	Tc	-
	Horizontal Active Display Period	THD	(1920)	(1920)	(1920)	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	(160)	TH-THD	Tc	-

e (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


#### INPUT SIGNAL TIMING DIAGRAM



Version 1.0 17 May 2021 16 / 46



### 4.6 POWER ON/OFF SEQUENCE



Version 1.0 17 / 46



### Timing Specifications

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
†1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	See Note 5 below
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability an initialize
t5	Link training duration	Source	0	- (	ms	Dependant on Source link training protocol
t6	Link idle	Source	0		ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	(80)	_	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	(50)	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valivideo data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sin will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
	VCCS power rail fall time, 90% to	Source	0.5	10	ms	See Note 5 below

Version 1.0 17 May 2021 18 / 46




t12	VCCS Power off time	Source	500	-	ms	_
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	_
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	_
t <sub>D</sub>	Delay from LED dimming signal to LED power falling	Source	1	-	ms	_
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	(0)	-	ms	
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	(0)	(-)	ms	

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

  The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.
- Note (5) The VCCS power rail is recommended to rise and fall linearly. If not, please contact us to conduct risk assessment

### 4.7 MOMENTARY VOLTAGE DROPS



- (1) When 2.5V  $\leq$  Vcc < 3.0V and td  $\leq$  10ms , the unit must work normally when VCC return to 3.0V.
- (2) When Vcc < 2.5V, momentary voltage shall conform to the input voltage sequence.

Version 1.0 17 May 2021 19 / 46



### 5. OPTICAL CHARACTERISTICS

#### 5.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V <sub>CC</sub>	3.2	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	I	106.2	mA			

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

### **5.2 OPTICAL SPECIFICATIONS**


Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-		(2), (5),(7)
Response Time	<del>)</del>	T <sub>R</sub>			11 9	14 11	ms ms	(3),(7)
Average Luminance of White		Lave		255	300	345	cd/m <sup>2</sup>	(4), (6),(7)
	Red	Rx	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$		0.590		_	(1),(7)
	IXCu	Ry	Viewing Normal Angle		0.350	Typ + 0.03		
	Green	Gx	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle		0.330			
Color Chromaticity	Orcer	Gy		Тур –	0.555			
	Blue	Bx		0.03	0.153		-	
		Ву			0.119		-	
	White	Wx			0.313		-	
	VVIIILE	Wy			0.329		-	
Color	gamut	C.G		42	45		%	(8)
	Horizontal	$\theta_x$ +		80	89	-		
Minurina Anala	Horizontal	$\theta_{x}$ -	CD>10	80	89	-	Dog	(1),(5),
Viewing Angle	Mantinal	$\theta_Y$ +	CR≥10	80	89	_	Deg.	(7)
	Vertical	θ <sub>Y</sub> -		80	89	-		
White Variation		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	90		-	(5),(6),
			$\theta_x = 0^\circ$ , $\theta_Y = 0^\circ$	65	75			(7)

Version 1.0 20 / 46



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 1.0 21 / 46



#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]\}*100%$ 

 $\delta W_{13p} = \{Minimum [L (1)~L (13)] / Maximum [L (1)~L (13)]\}*100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 1.0 22 / 46



Note (8) Definition of color gamut (C.G%):


C.G%= : R G B / . R G<sub>0</sub> B<sub>0</sub>,\*100%

R<sub>0</sub>, G<sub>0</sub>, B<sub>0</sub>: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

R<sub>0</sub> G<sub>0</sub> B<sub>0</sub>: area of triangle defined by R<sub>0</sub>, G<sub>0</sub>, B<sub>0</sub>

R G B: area of triangle defined by R, G, B



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition				
High Temperature Storage Test	60°C, 240 hours				
Low Temperature Storage Test	-20°C, 240 hours				
Thermal Shock Storage Test	-20°C, 0.5hour< >60°C, 0.5hour; 100cycles, 1hour/cycle				
High Temperature Operation Test	50°C, 240 hours	(1) (2)			
Low Temperature Operation Test	0°C, 240 hours				
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours				
ESD Test (Operation)	150pF, 330Ω , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV				
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z				
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z				

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 1.0 23 / 46



#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



N160JCA-EEL Rev.XX
XXXXXXX M D L N N N



P/N SD10Z34944 FRU 5D10V82408 8SSD10Z34944C1NBYMDSSSS



- (a) Model Name: N160JCA-EEL
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: XXXXXXXYMDLNNNN

  Serial No.

  Product Line

  Year, Month, Date

  INNOLUX Internal Use

  Revision

  INNOLUX Internal Use
- (d) Production Location: MADE IN XXXX.
- (e) UL logo: XXXX especially stands for panel manufactured by INNOLUX China satisfying UL requirement.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2020~2029

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Version 1.0 24 / 46



For barcode content

8S SD10Z34944 C1NB YMD SSSS

(a) 8S: Fixed characters.

(b) SD10F28572: Customer part number SD10F28572, fixed characters.

(c) C: Fixed characters

(d) 1: Revision History, 1~9, A~Z, exclude I, O, Q and U.

(e) XX: Fixed characters.

(f) YMD: Production date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Z, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O, Q and U

(g) SSSS: Series number: exclude I, O, Q and U

#### 7.2 CARTON




Figure. 7-2 Packing method

Version 1.0 25 / 46



#### 7-3 PALLET




Figure. 7-3 Packing method




Figure. 7-3 Un-Packing method

Version 1.0 26 / 46



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.
- (12) Do not re-attach protective film onto the polarizer because of risk of bubble mura and dust.

#### 8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 1.0 27 / 46



### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Linadas	(hex) 00	(binary) 00000000
0	00	Header	FF	11111111
2	01	Header	FF	11111111
3	02	Header	EF-	11111111
4	03	Header	FF	11111111
5	04	Header	FE	11111111
6	05	Header	FF	11111111
7	06 07	Header Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	000001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	14	00010110
11	0A 0B	ID product code (LSB)	16	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13		ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	10	00010000
17	11	Year of manufacture (fixed year code)	1F	00011111
18	12	EDID structure version ("1")	01	00000001
19	13	EDID structure version (17) EDID revision ("4")	04	00000000
20	14	Video I/P definition ("Digital")	A5	10100101
21		Active area horizontal ("34.4678cm")	22	00100010
22	16	Active area vertical ("21.5424cm")	16	00010110
23		Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, The native pixel format and preferred refresh rate, Continous frequency")	03	00000011
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29	1D	Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37		Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001

Version 1.0 28 / 46



41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("154.26MHz")	42	01000010
55	37	# 1 Pixel clock (hex LSB first)	3C	00111100
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank	70	01110000
59	3B	# 1 V active ("1200")	В0	10110000
60	3C	# 1 V blank ("36")	24	00100100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("10 : 6")	A6	10100110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("215 mm")	D7	11010111
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Indicates that this 18 byte descriptor is a Display Descriptor	00	00000000
73	49	Indicates that this 18 byte descriptor is a Display Descriptor	00	00000000
74	4A	Set to 00h when 18 byte descriptor is used as a Display Descriptor	00	00000000
75	4B	Tag Number for Display Range Limits Descriptor	FD	11111101
76	4C	Display Range Limits Offset : FLAGs	00	00000000
77	4D	Minimum Vertical Rate ("40Hz")	28	00101000
78	4E	Maximum Vertical Rate ("60Hz")	3C	00111100
79	4F	Minimum Horizontal Rate ("75KHz")	4B	01001011
80	50	Maximum Horizontal Rate ("75KHz")	4B	01001011
81	51	Maximum Pixel Clock ("160MHz")	10	0001000
		Video Timing Support Flags : Bytes 10> 17 indicate support for	10	
82	52	additional video timings	01	00000001
83	53	Line Feed (0Ah if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	0A	00001010
84	54	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000

Version 1.0 29 / 46




85	55	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000
86	56	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000
87	57	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000
88	58	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000
89	59	Space (20h if Byte 10 = 00h or 01h) or Video Timing Data (00h>FFh If Byte 10 = 02h or 04h)	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115		# 4 Character of Model name ("6")	36	00110110
116	7.50	# 4 Character of Model name ("0")	30	00110000
117	7	# 4 Character of Model name ("J")	4A	01001010
118	76	# 4 Character of Model name ("C")	43	01000011
119	77	# 4 Character of Model name ("A")	41	01000001
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A	# 4 Character of Model name ("E")	45	01000101
123	7B	# 4 Character of Model name ("L")	4C	01001100
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	18	00011000

Version 1.0 17 May 2021 30 / 46




### Appendix. OUTLINE DRAWING



Version 1.0 17 May 2021 31 / 46






Version 1.0 17 May 2021 32 / 46




Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 1.0 17 May 2021 33 / 46





Version 1.0 17 May 2021 34 / 46



It is strongly recommended that cables route around the panel outline, not overlap with the panel outline (including PCB). Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur.

If any routings across panel outline are needed, we suggest design as below:

Definition -Using FFC/FPC to replace cables.

-Routing at the right or left area of panel metal rear.


-Avoid any routings at the step of panel or A cover.

-No interference to panel.

-It should not overlap TCON, COF/FPC, Driver IC

Interference examination of antenna cable and Web Cam wire


- To prevent panel damage, we suggest using CCD FPC to replace CCD cable
- Using double tape to fix LCM module for no bracket design.



If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge (Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire. (Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

#### 7 System rear-cover inner surface examination




Definition Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.

8 Tape/sponge design on system inner surface


Version 1.0 17 May 2021 35 / 46






Version 1.0 17 May 2021 36 / 46






Version 1.0 17 May 2021 37 / 46





Version 1.0 17 May 2021 38 / 46





Version 1.0 17 May 2021 39 / 46

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above


on each side, we can help to verify and pass the white line risk assessment for customer

reference.

16


Color of system front-cover material





Version 1.0 40 / 46





Version 1.0 41 / 46



### Appendix. LCD MODULE HANDLING MANUAL

· This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Purpose Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. Unpacking





Remove EPE Cushion









Open plastic bag

Cut Adhesive Tape

Remove EPE Cushion

Panel Lifting









Finger Slot


Use slots at both sides for finger insertion. Handle panel upward with care.

42 / 46 Version 1.0 17 May 2021



Do and Don't

- Handle with both hands.
- Handle panel at left and right edge



### Don't .

Lifting with one hand.



Handle at PCBA side.



### Don't:

Stack panels.




- Press panel.




### Don't:

Put foreign stuff onto panel



Put foreign stuff under panel



43 / 46 Version 1.0 17 May 2021



### Don't :

- Paste any material unto white reflector sheet



### Don't:

 Pull / Push white reflector sheet



### Don't:

Hold at panel corner.



### Don't:

- Twist panel.




Version 1.0 44 / 46



### Do

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.



### Do:

- Remove panel protector film starts from pull tape



### Don't

 Remove panel protector film From film another side.




Version 1.0 45 / 46



### Do:

Remove panel protector
 film starts from Lower right corner to Top-left



### Don't:

Remove panel protector
 Film parallel X-direction



### Don't:

- Touch or Press PCBA Area.





Version 1.0 46 / 46