### TFT COLOR LCD MODULE

NL128102AC29-17

48cm (19.0 Type)
SXGA
LVDS interface (2port)

### PRELIMINARY DATA SHEET

DOD-PP-1517 (2nd edition)

This PRELIMINARY DATA SHEET is updated document from DOD-PP-1453(1)

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

#### INTRODUCTION

The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part of this document will be used, reproduced or copied without prior written consent of NLT.

NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.

Some electronic products would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three grades: "Standard", "Special", and "Specific".

Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard is required to contact an NLT sales representative in advance.

The **Standard:** Applications as any failure, malfunction or error of the products are free from any damage to death, human bodily injury or other property (Products Safety Issue) and not related the safety of the public (Social Issues), like general electric devices.

Examples: Office equipment, audio and visual equipment, communication equipment, test and measurement equipment, personal electronic equipment, home electronic appliances, car navigation system (with no vehicle control functions), seat entertainment monitor for vehicles and airplanes, fish finder (except marine radar integrated type), PDA, etc.

The **Special:** Applications as any failure, malfunction or error of the products might directly cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and required high level reliability by conventional wisdom.

Examples: Vehicle/train/ship control system, traffic signals system, traffic information control system, air traffic control system, surgery/operation equipment monitor, disaster/crime prevention system, etc.

The **Specific:** Applications as any failure, malfunction or error of the products might severe cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and developed, designed and manufactured in accordance with the standards or quality assurance program designated by the customer who requires extremely high level reliability and quality.

Examples: Aerospace system (except seat entertainment monitor), nuclear control system, life support system, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

### **CONTENTS**

INTRODUCTION	2
1 OUT INE	
1. OUTLINE	
1.1 STRUCTURE AND PRINCIPLE 1.2 APPLICATION	4 1
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	7
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	8
4.3.2 LED driver board	9
4.3.3 LED driver board current wave	9
4.3.4 Power supply voltage ripple	10
4.3.5 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.4.1 LCD panel signal processing board	
4.4.2 LED driver board	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	13 14
4.5.2 Ded driver board	14 1 <i>4</i>
4.5.5 Fositions of plug and socket	15
4.6.1 Luminance control methods	
4.6.2 Detail of BRTP timing	
4.7 SELECTION OF LVDS DATA INPUT MAP	17
4.7.1 Mode A	
4.7.2 Mode B	18
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS	19
4.9 DISPLAY POSITION	
4.10 INPUT SIGNAL TIMINGS	
4.10.1 Timing characteristics	20
4.10.2 Input signal timing chart	21
4.11 OPTICS	
4.11.1 Optical characteristics	22
4.11.2 Definition of contrast ratio	
4.11.3 Definition of luminance uniformity	
4.11.4 Definition of response times	∠3 23
5. ESTIMATED LUMINANCE LIFETIME	23 24
6. RELIABILITY TESTS	25
7. PRECAUTIONS	26
7.1 MEANING OF CAUTION SIGNS	26
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment	27
7.3.3 Characteristics	27
7.3.4 Others	27
8. OUTLINE DRAWINGS	
8.1 FRONT VIEW	
8.2 REAR VIEW	29
REVISION HISTORY	30

NL128102AC29-17

#### 1. OUTLINE

#### 1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102AC29-17 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

#### 1.2 APPLICATION

· Color monitor system

#### 1.3 FEATURES

- Ultra-wide viewing angle (Super Fine TFT (SFT))
- Wide color gamut
- High luminance
- High contrast
- LVDS interface
- Selectable LVDS data input map
- LED backlight type
- LED driver Built-in


#### 2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm						
Diagonal size of display	8cm (19.0 inches)						
Drive system	a-Si TFT active matrix						
Display color	16,777,216 colors						
Pixel	,280 (H) × 1,024 (V) pixels						
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe						
Dot pitch	0.098 (H) × 0.294 (V) mm						
Pixel pitch	0.294 (H) × 0.294 (V) mm						
Module size	396.0 (W) (typ.) × 324.0 (H) (typ.) × 22.0 (D) (max.) mm						
Weight	BD g (typ.)						
Contrast ratio	(1000):1 (typ.)						
Viewing angle	At the contrast ratio ≥10:1  • Horizontal: Right side 88° (typ.), Left side 88° (typ.)  • Vertical: Up side 88° (typ.), Down side 88° (typ.)						
Designed viewing direction	<ul> <li>Viewing angle with optimum grayscale (γ≒ 2.2): Normal axis (perpendicular)</li> </ul>						
Polarizer surface	Antiglare						
Polarizer pencil-hardness	2H (min.) [by JIS K5600]						
Color gamut	At LCD panel center 72% (typ.) [against NTSC color space]						
Response time	$Ton+Toff (10\% \longleftrightarrow 90\%)$ 25ms (typ.)						
Luminance	At the maximum luminance control (800) cd/m <sup>2</sup> (typ.)	2					
Signal system	LVDS 2port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]						
Power supply voltage	LCD panel signal processing board: 5.0V LED Driver board: 12.0V						
Backlight	LED backlight type (with LED driver Board)						
Power consumption	At BL Duty Ratio=100%, Checkered flag pattern (45.0)W (typ.) include LED driver board	2					

## PRELIMINARY

### NLT Technologies, Ltd.

#### 3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), GNDB (LED driver ground) and FG (Frame ground) in the LCD module are as follow.

GND - FG	Connected
GND - GNDB	NOT connected
FG - GNDB	NOT connected

Note2: GND, GNDB and FG must be connected to customer equipment's ground, and it is recommended that these grounds be connected together in customer equipment.

#### 4. DETAILED SPECIFICATIONS

#### 4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit	
Module size	$396.0 \pm 0.5 \text{ (W)} \times 324.0 \pm 0.5 \text{ (H)} \times \text{TBD (D) (typ.)}$	Note1 Note2	mm
Display area	376.32 (H) × 301.056 (V)	Note1	mm
Weight	TBD (typ.)	<(0	g

Note1: Excluding a bulge of the cover for the signal processing board and the LED driver board.

Note2: See "9. OUTLINE DRAWINGS".

#### 4.2 ABSOLUTE MAXIMUM RATINGS

Parameter			Symbol	Rating	Unit	Remarks	
Power supply	LCD panel signal	processing board	VDD	-0.3 to +6.5	V		
voltage	LED	driver	VDDB	-0.3 to +25.0	] `		
	Display No	signals tel	VD	-0.3 to +2.4			
Input voltage for		n signals te2	VF	-0.3 to +3.3	ĺ ,,	Ta = 25°C	
signals			BRTC	-0.3 to +6.3	V		
	Function signal	for LED driver	BRTI	-0.3 to +6.0	]		
	Tunetion signar for EED diriver		BRTP	-0.3 to +5.5			
			PWSEL	-0.3 to +6.5			
5	Storage temperature		Tst	-30 to +80	°C	-	
Operation		Front surface	TopF	-20 to +70	°C	Note3	
Operating t	emperature	Rear surface	TopR	-20 to +70	°C	Note4	
		,		≤ 95	%	Ta ≤ 40°C	
	Relative humidity		DII	≤ 85	%	40°C < Ta ≤ 50°C	
	Note5		RH	≤ 55	%	50°C < Ta ≤ 60°C	
				≤ 36	%	60°C < Ta ≤ 70°C	
Absolute humidity Note5			АН	≤ 70 Note6	g/m³	Ta > 70°C	
Operating altitude			-	≤ 5,100	m	-20°C≤ Ta ≤ 70°C	
	Storage altitude		-	≤ 13,600	m	-30°C≤ Ta ≤ 80°C	

Note1: Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-,

DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

Note3: Measured at LCD panel surface (including self-heat)

Note4: Measured at LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at Ta= 70°C and RH= 36%

2

2

NL128102AC29-17

#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD panel signal processing board

(Ta=	25°	C
(14		$\sim$

Parameter	Symbol	Symbol min. typ. max.				Remarks		
Power supply voltage		VDD	4.5	5.0	5.5	V		
Power supply current		IDD	-	(700) Note1	(900) Note2	mA	at VDD = 5.0V	
Permissible ripple voltage		VRP	-	-	100	mVp-p	for VDD	
Differential input threshold	High	VTH	-	-	+100	mV	at VCM = 1.2V	
voltage	Low	VTL	-100	-	-	mV	Note3	
Terminating resistance		RT	- 100			Ω	-	
Input voltage for TxSEL	High	VFH	Keep this pin open.			· -		
signal	Low	VFL	-	(	(0.3)	V	TxSEL Note4	
Input current for TxSEL sig	gnal	IFL	TBD		TBD	μΑ		

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance:  $(10k)\Omega$ )

2


#### 4.3.2 LED driver board

								$(Ta=25^{\circ}C)$	1
Parameter			Symbol	min.	typ.	max.	Unit	Remarks	
Powe	r supply voltage		VDDB	10.8	12.0	13.2	V	-	2
Powe	er supply current		IDDB	-	(3,300)	(3,700)	mA	VDDB= 12.0V, At the maximum luminance control	2
	BRTI signal		VBI	0	-	1.0	V		
	DDTD1	High	VBPH	(2.0)	-	(5.0)	V		
	BRTP signal	Low	VBPL	0	-	(0.8)	V		
Input voltage for signals	1	High	VBCH	(1.8)	-	(5.0)	V		2
BRTC sig	BRTC signal	Low	VBCL	0	-	(0.6)	V		
	DWCEL	High	VBSH	(2.1)		(3.3)	V		
	PWSEL signal	Low	VBSL	0	-	(0.9)	- V		
	BRTI signal		IBI	TBD	1/2	TBD	μА		
	DDTD1	High	IBPH		1/-	TBD	μА		
	BRTP signal	Low	IBPL	TBD	1	-	μА		
Input current for signals	DDTC sissed	High	IBCH	7-7	-37-	TBD	μА		
	BRTC signal	Low	IBCL	TBD	-	-	μА		
	DWCEL -i1	High	IPSH	<i>7</i> -	-	TBD	μА		
I	PWSEL signal		IDGI	TDD	Ì			1 i	l

TBD

IPSL

#### 4.3.3 LED driver board current wave



Low

Duty:At the maximum luminance control 100% to at the minimum luminance control 1%. Luminance control frequency: 255 Hz (typ.)

Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of BRTP timing".

Note2: The power supply lines (VDDB and GNDB) have large ripple voltage during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000μF) between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.



#### 4.3.4 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.


Power supply	voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	5.0V	≤ 100	mVp-p
VDDB	12.0V	≤ 200	mVp-p


Note1: The permissible ripple voltage includes spike noise.


Note2: The load variation influence does not include.

Example of the power supply connection

a) Separate the power supply








#### 4.3.5 Fuse

Daramatar	Fuse		Dating	Fusing	D	
Parameter	Type Supplier		Rating	current	Remarks	
VDD FCC32252AD		KAMAYA	2.5A	6.25A, 5 seconds		
VDD	TCC32232AD_	ELECTRIC Co.,Ltd.	32V	maximum		
	CDLICO121 HV6A125V		6.0A	18.0A, 3 seconds		
CRUCQ12LHK6A125V		63V	maximum	Note1		
VDDB	CRUCQ12LVK4.0A125V	CONQUER ELECTRONICS	4.0A	10.0A, 5 seconds	Note1	
VDDB CRUCQI2LVK4.0A125V	Co.,Ltd.	63V	maximum			
	CDLICO12LVK2 5A 125V		2.5A	6.25A, 5 seconds		
CRUCQ12LVK2.5A1			63V	maximum		

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

#### 4.4 POWER SUPPLY VOLTAGE SEQUENCE

#### 4.4.1 LCD panel signal processing board



- \*1 In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5 V, a protection circuit may work, and then this product may not work.
- \*2 These signals should be measured at the terminal of 100  $\Omega$  resistances.

Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged.

If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note2: VDD should be 4.5 V or more while VDD ON period.


Note3: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

2

2

2

#### 4.4.2 LED driver board



Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

Note2: If tr is more than 100 ms, the backlight will be turned off by a protection circuit for LED driver board.

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open



#### 4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series
(Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks		
1	DA0-	0.11 - 1.1 - 0	No. 1		
2	DA0+	Odd pixel data 0	Note1		
3	DAI-	Odd nivel data 1	Natal		
4	DAI+	Odd pixel data 1	Note1		
5	DA2-	Odd pixel data 2	Note1		
6	DA2+	Odd pixer data 2	Note1		
7	GND	Ground	Note2		
8	CKA-	Odd pixel clock	Note1		
9	CKA+	Odd placi clock	Note1		
10	DA3-	Odd pixel data 3	Note1		
11	DA3+	Odd pixer data 3	110101		
12	DB0-	Even pixel data 0	Note1		
13	DB0+	Even place data o			
14	GND	Ground	Note2		
15	DB1-	Even pixel data 1	Note1		
16	DB1+				
17	GND	Ground	Note2		
18	DB2-	Even pixel data 2	Note1		
19	DB2+				
20	CKB-	Even pixel clock	Note1		
21	CKB+				
22	DB3-	Even pixel data 3	Note1		
23	DB3+				
24	GND	Ground	Note2 Open: Mode A		
25	TxSEL	Selection of LVDS data input map	Low: Mode B Note3, Note4		
26	RSVD	-	Keep this pin Open.		
27	N.C.	-	Keep this pin Open.		
28					
29	VDD	Power supply	Note2		
30					

Note1: Twist pair wires with  $100\Omega$  (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance:  $(10k)\Omega$ )

Note4: See "4.7 SELECTION OF LVDS DATA INPUT MAP".



#### 4.5.2 LED driver board

CN201 socket (LCD module side): DF3Z-10P-2H (2\*) (HIROSE ELECTRIC Co,.Ltd.)
Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co,.Ltd.)

Pin No.	Symbol	Function	Description
1	GNDB		
2	GNDB		
3	GNDB	LED driver board ground	Note1
4	GNDB		
5	GNDB		
6	VDDB		
7	VDDB		
8	VDDB	Power supply	Note1
9	VDDB		
10	VDDB		

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.

CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))


Pin No.	Symbol	Function	Description				
1	GNDB	LED driver board ground	Note1				
2	GNDB	LED driver board ground	TVOICT				
3	N.C.	- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Keep this pin Open.				
4	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low Backlight OFF				
5	BRTH	Luminance control terminal					
6	BRTI	Edifficace Control terminal	Note2				
7	BRTP	BRTP signal					
8	GNDB	LED driver board ground	Note1				
9	PWSEL	Selection of luminance control signal method	Note2, Note3				

Note1: All GNDB terminals should be used without any non-connected lines.

Note2: See "4.6 LUMINANCE CONTROL ".

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.

#### 4.5.3 Positions of plug and socket



#### 4.6 LUMINANCE CONTROL

#### 4.6.1 Luminance control methods

Method	Adjustment and luminance ratio	PWSEL terminal	BRTP terminal	
Variable resistor control Note1	• Adjustment  The variable resistor ( <b>R</b> ) for luminance control should be 10kΩ ±5%, 1/10W. Minimum point of the resistance is the minimum luminance and maximum point of the resistance is the maximum luminance. The resistor ( <b>R</b> ) must be connected between BRTH-BRTI terminals.			2
	• Luminance ratio       Resistance     Luminance ratio $0 \text{ k}\Omega$ 0% (Min. Luminance) $10 \text{ k}\Omega$ 100% (Max. Luminance)	High or Open	Open	
Voltage control Note1	• Adjustment  Voltage control method works, when BRTH terminal is 0V and VBI voltage is input between BRTI-BRTH terminals. This control method can carry out continuation adjustment of luminance.  Luminance is the maximum when BRTI terminal is Open  • Luminance ratio Note3  BRTI Voltage (VBI) Luminance ratio  0 V 0% (Min. Luminance)  1.0 V 100% (Max. Luminance)			2
Pulse width modulation Note1 Note2 Note4	Adjustment  Pulse width modulation (PWM) method works, when PWSEL terminal is Low and PWM signal (BRTP signal) is input into BRTP terminal. The luminance is controlled by duty ratio of BRTP signal.  Luminance ratio Note3  Duty ratio Luminance ratio  1% (Min. Luminance) (At frequency: 325 Hz)  1.0 100% (Max. Luminance)	Low	BRTP signal	2

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.

### Use PWM method, if interference noises appear on the display image!

Note2: The LED driver board will stop working, if the Low period of BRTP signal is more than 50ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The LED driver board will start to work when power is supplied again.

Note3: These data are the target values.


Note4: See "4.6.2 Detail of BRTP timing".

## PRELIMINARY


### NLT Technologies, Ltd.

#### 4.6.2 Detail of BRTP timing

- (1) Timing diagrams
  - Outline chart



• Outline chart



#### (2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
PWM frequency	$f_{\mathrm{PWM}}$	(185)	-	(1,000)	Hz	Note1,2,3
PWM duty ratio	$\mathrm{DR}_{\mathrm{PWM}}$	1	-	100	%	Note4,5
PWM pulse width	tPWH	(30)	-	-	μs	Note1,4,5

Note1: Definition of parameters is as follows.

$$f_{PWM} = \frac{1}{tPW}$$
,  $DL = \frac{tPWH}{tPW}$ 

Note2: A recommended f<sub>PWM</sub> value is as follows.

$$f_{PWM} = \frac{2n-1}{4} \times fv$$

(n= integer, fv= frame frequency of LCD module)

Note3: Depending on the frequency used, so noise may appear on the screen, please conduct a thorough evaluation.

Note4: While the BRTC signal is high, do not set the tPWH (PWM pulse width) is less than (30)μs. It may cause abnormal working of the backlight. In this case, turn the backlight off and then on again by BRTC signal.

Note5: Regardless of the PWM frequency, both PWM duty ratio and PWM pulse width must be always more than the minimum values.

2

2

2



#### 4.7 SELECTION OF LVDS DATA INPUT MAP

#### 4.7.1 Mode A

			.		Transi	mitter		İ ,		
Inpi	nt data	Note1			THC63LVDM83D or equivalent	Pin	THC63LVD823 or equivalent			CN1
		RA0	$\rightarrow$		TA0		R12	Note2	Pin	Symbol
l		RA1	$\rightarrow$		TA1		R13 TA1-			DA0-
ı		RA2	$\rightarrow$		TA2		R14 TA1+	$\rightarrow$	2	DA0+
l		RA3	$\rightarrow$		TA3		R15		<u> </u>	5.11
<u></u>		RA4	$\rightarrow$		TA4		R16 TB1-			DA1-
signal		RA5	$\rightarrow$ $\rightarrow$		TA5 TA6		R17 TB1+ G12	$\rightarrow$	4	DA1+
Sig		GA0 GA1	$\rightarrow$		TB0		G12 G13 TC1-	$\rightarrow$	- 5	DA2-
[O.		GA1	$\rightarrow$		TB1		G14 TC1+			DA2+
control		GA3	$\rightarrow$		TB2		G15			GND
		GA4	$\rightarrow$		TB3		G16 TCLK1-	$\rightarrow$		CKA-
and		GA5	$\rightarrow$	14	TB4		G17 TCLK1+			CKA+
a a		BA0	$\rightarrow$	15	TB5	73	B12			
data		BA1	$\rightarrow$		TB6		B13 TD1-	$\rightarrow$	10	DA3-
		BA2	$\rightarrow$		TC0 1st		B14 TD1+	$\rightarrow$	11	DA3+
ixe		BA3	$\rightarrow$		TC1		B15		<u> </u>	
d b		BA4	$\rightarrow$		TC2		B16		Ь—	
Odd pixel	37 . 3	BA5	$\rightarrow$		TC3		B17		⊢	
		RSVD RSVD	$\rightarrow$		TC4 TC5		RSVD RSVD		$\vdash$	
ı	Notes	DE	$\rightarrow$		TC6		DE DE		$\vdash$	
l		RA6	, →		TD0		R10		$\vdash$	
l		RA7	$\rightarrow$		TD1		R11		$\vdash$	
ı		GA6	$\rightarrow$		TD2		G10			
l		GA7	$\rightarrow$		TD3		G11			
l		BA6	$\rightarrow$	16	TD4	69	B10			
l		BA7	$\rightarrow$		TD5	70	B11			
l	Note3	RSVD	$\rightarrow$		TD6	-			<u> </u>	
		CLK	$\rightarrow$	31	CLKIN	10	CLK		<u> </u>	
l		RB0	$\rightarrow$		TA0		R22		<u> </u>	
l		RB1	$\rightarrow$		TA1		R23 TA2-			DB0-
l		RB2	$\rightarrow$		TA2		R24 TA2+	$\rightarrow$		DB0+
l		RB3	$\rightarrow$		TA3		R25			GND
l		RB4 RB5	$\rightarrow$ $\rightarrow$		TA4 TA5		R26 TB2- R27 TB2+			DB1- DB1+
l		GB0	$\stackrel{'}{ ightarrow}$		TA6		G22			GND
ı		GB1	$\rightarrow$		TB0	=	G23 TC2-	$\rightarrow$		DB2-
ı		GB2	$\rightarrow$		TB1		G24 TC2+			DB2+
ı		GB3	$\rightarrow$	11	TB2	94	G25			
ta		GB4	$\rightarrow$	12	TB3	95	G26 TCLK2-	$\rightarrow$	20	CKB-
data		GB5	$\rightarrow$		TB4		G27 TCLK2+	$\rightarrow$	21	CKB+
[e]		BB0	$\rightarrow$		TB5		B22			D.D.A
pixel		BB1	$\rightarrow$		TB6		B23 TD2-		_	DB3-
H.		BB2	$\rightarrow$		TC0 2nd		B24 TD2+	$\rightarrow$		DB3+
Even		BB3 BB4	$\rightarrow$ $\rightarrow$		TC1 TC2	-	B25 B26		-	GND TxSEL
"		BB5	$\rightarrow$		TC3		B27			RSVD
1	Noto2	RSVD	$\rightarrow$		TC4	-				N.C.
1		RSVD	$\rightarrow$		TC5	-				VDD
1		RSVD	$\rightarrow$	_	TC6	-				VDD
1		RB6	$\rightarrow$		TD0	79	R20			VDD
1		RB7	$\rightarrow$		TD1		R21			
1		GB6	$\rightarrow$	8	TD2		G20			
1		GB7	$\rightarrow$		TD3		G21			
1		BB6	$\rightarrow$		TD4		B20			
1		BB7	$\rightarrow$		TD5	98	B21			
1	Note3	RSVD	$\rightarrow$		TD6					
		CLK	→	31	CLKIN	-		I		

# PRELIMINARY

## NLT Technologies, Ltd.

#### 4.7.2 Mode B

Transmitter								]		
Inp	ut data	Note1		Pin	THC63LVDM83D or equivalent	Pin	THC63LVD823 or equivalent	]		CN1
		RA2	$\rightarrow$	51	TA0	53	R12	Note2	Pin	Symbol
1		RA3	$\rightarrow$		TA1		R13 TA1-			DA0-
1		RA4	$\rightarrow$		TA2		R14 TA1+	$\rightarrow$	2	DA0+
1		RA5	$\rightarrow$		TA3		R15			511
I =		RA6	$\rightarrow$		TA4 TA5		R16 TB1- R17 TB1+			DA1-
signal		RA7 GA2	$\rightarrow$		TA6		R17 TB1+ G12	$\rightarrow$	-	DA1+
		GA2	$\stackrel{'}{ ightarrow}$		TB0		G12 G13 TC1-	$\rightarrow$	5	DA2-
1 2		GA4	$\rightarrow$		TB1		G14 TC1+			DA2+
control		GA5	$\rightarrow$	11	TB2		G15		7	GND
		GA6	$\rightarrow$		TB3		G16 TCLK1-	$\rightarrow$		CKA-
and		GA7	$\rightarrow$		TB4		G17 TCLK1+	$\rightarrow$	9	CKA+
E S		BA2	$\rightarrow$		TB5		B12		10	D.1.2
data		BA3	$\rightarrow$		TB6 TC0 1st		B13 TD1- B14 TD1+			DA3- DA3+
		BA4 BA5	$\rightarrow$		TC0 1st TC1		B14 TD1+ B15	] →	- 11	DA3+
pix.		BA6	$\rightarrow$		TC2		B16		$\vdash$	
Odd pixel		BA7	$\rightarrow$		TC3		B17			
ŏ		RSVD	$\rightarrow$		TC4		RSVD			
1	Note3	RSVD	$\rightarrow$		TC5		RSVD			
1		DE	$\rightarrow$		TC6		DE		<u> </u>	
1		RA0	$\rightarrow$		TD0		R10		<u> </u>	
1		RA1	$\rightarrow$		TD1 TD2		R11 G10		⊢	
1		GA0 GA1	$\rightarrow$		TD3		G10 G11		$\vdash$	
1		BA0	$\rightarrow$		TD4		B10		$\vdash$	
1		BA1	$\rightarrow$		TD5		B11			
1	Note3	RSVD	$\rightarrow$	25	TD6	-				
		CLK	$\rightarrow$	31	CLKIN	10	CLK			
1		RB2	$\rightarrow$		TA0		R22			
1		RB3	$\rightarrow$		TA1		R23 TA2-			DB0-
1		RB4	$\rightarrow$		TA2		R24 TA2+	$\rightarrow$		DB0+
1		RB5 RB6	$\rightarrow$		TA3 TA4		R25 R26 TB2-	$\rightarrow$		GND DB1-
1		RB7	$\rightarrow$		TA5		R27 TB2+			DB1+
1		GB2	$\rightarrow$		TA6		G22			GND
1		GB3	$\rightarrow$		TB0		G23 TC2-	$\rightarrow$		DB2-
1		GB4	$\rightarrow$	7	TB1		G24 TC2+	$\rightarrow$	19	DB2+
1		GB5	$\rightarrow$		TB2		G25			
data		GB6	$\rightarrow$		TB3		G26 TCLK2-			CKB-
		GB7 BB2	$\rightarrow$		TB4 TB5		G27 TCLK2+ B22	$\rightarrow$	21	CKB+
pixel		BB3	$\rightarrow$		TB6		B23 TD2-	$\rightarrow$	2.2	DB3-
.id		BB4	$\rightarrow$		TC0 2nd		B24 TD2+			DB3+
Even		BB5	$\rightarrow$		TC1	$\overline{}$	B25			GND
Ψ		BB6	$\rightarrow$		TC2		B26			TxSEL
		BB7	$\rightarrow$	$\overline{}$	TC3	6	B27			RSVD
V		RSVD	$\rightarrow$		TC4					N.C.
		RSVD	$\rightarrow$		TC5	-				VDD
1		RSVD RB0	$\rightarrow$	-	TC6 TD0	79	R20			VDD VDD
1		RB1	$\rightarrow$		TD1		R21		50	,,,,,,
		GB0	$\overset{'}{ ightarrow}$		TD2		G20			
		GB1	$\rightarrow$		TD3		G21			
		BB0	$\rightarrow$	-	TD4		B20			
1		BB1	$\rightarrow$		TD5	98	B21	1		
		RSVD	$\rightarrow$		TD6	-				
		CLK	$\rightarrow$	31	CLKIN	-		l		

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with  $100\Omega$  (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

#### 4.8 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data	signa	1 (0: 1	Low l	evel,	1: Hiş	gh le	vel)			\					
Displ	ay colors	RA7	RA6	RA5	RA4	RA3	RA2	RAl	RA0	GA7	GA6	GA5	GA4	GA3	GA2	GAI	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BAI	BA0
		RB7	RB6	RB5	RB4	RB3	RB2	RBI	RB0	GB7	GB6	GB5	GB4	GB3	GB2	GBI	GB0	ВВ7	BB6	BB5	BB4	ввз	вв2	вві	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
OIS	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
sic	Green	0	0	0	0	0	0	0	0	1	1	1	-1	1	1	1	1	0	0	0	0	0	0	0	0
Β̈́	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scale	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
gray s	↑ ↑																					:			
d gr	↓					:	4	2)	. ` `	> _				•								:			
Red	bright	1	1	1	1	1	1	0	1	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1/	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	<u>l</u>	<u>l</u>	1	1	1	1	1	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	_	0	0	0	0	0	0	0	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0
le le		0	_	0	0	0	0	0	0	0		0	0	0	0	0	l	0	0	0	0	0	0	0	0
scale	dark ↑	0	0	0	0<	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
gray					\     :	•								•								:			
Green (	. ↓ .	_	0	_	0	:	0	0	0	1	1	1	1	. 1	1	0	1	_	0	0	0	:	0	0	0
Gre	bright	0	0	∵ U	0	0	0		0	I	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
		0	0	0	0	0	0		0	I	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
- (	Green	0		0	0	0	0		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0		0	0	0	0	_	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e e	<b>3.</b> ).	0	_	0	0	0	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0	1	1
scale	dark ↑	0	0	0	0	. 0	0	0	0	0	0	0	· ·	. 0	0	0	0	0	0	0	U	. 0	U	I	0
gray																									
Blue g	<b>↓</b> 		Ω	Λ	Ω		٥	0	0	0	Λ	Ω	Λ		Ω	0	0	1	1	1	1	. 1	1	٥	1
B	bright		n	0	0	0	0		0	0	-	0	0	n	0	0	0	1	1	1	1	1	1	1	0
	Dlas		n	0	0	0	0		0	0	-	0	0	n	0	0	0	1	1	1	1	1	1	1	1
	Blue	U	U	U	U	U	v	v	U	U	U	U	U	U	U	U	U	1	1	1	1	1	1	1	1



#### 4.9 DISPLAY POSITION

D	(1, 1)		D	(2, 1)		,	
RA	GA	BA	RB	GB	ВВ		
	D(1,	1)	D(2	2, 1)	$\geq$	***	D(1280, 1)
	$\overline{D(1, 1)}$	2)	D(2	2, 2)		•••	D(1280, 2)
						•	
	:			•		:	
	•					•	
	•			•		•	•
	D(1,10	24)	D(2,	1024)		•••	D(1280, 1024)

#### 4.10 INPUT SIGNAL TIMINGS

### 4.10.1 Timing characteristics

	Parameter	r <u>8(</u>	Symbol	min.	typ.	max.	Unit	Remarks	
	Free	luency	1/tc	49	54	59	MHz	18.52 ns (typ.)	
CLK	D	outy	-	-			-	Note2	
	Rise time	e, Fall time	-		-		ns	Note2	
	CLK-DATA Setup time		-				ns		
DATA	CLK-DATA	-		-		ns	Note2		
	Rise time, Fall time						ns		
		Cycl	th	12.3	15.63	20.59	μs	64.0 kHz (tvn.)	
	Horizontal	Cyci	ui ui	660	844	1,024	CLK	64.0 kHz (typ.) Note1, Note2	
		Display period	thd	640			CLK	110101, 110102	
	Vertical	Cycle	tv	13.1	16.6	17.5	ms	60.0 Hz (tup.)	
DE	(One frame)	Cycle	l tv	1,030	1,066	1,422	Н	60.0 Hz (typ.) Note l	
	(One traine)	Display period	tvd		1,024		Н	140101	
	CLK-DE	Setup time	-				ns		
	CER-DE	Hold time	-	_			ns	Note2	
3//	Rise time, Fal		-				ns		


Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.



### 4.10.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

(Motol Motol)

#### 4.11 OPTICS

#### 4.11.1 Optical characteristics


								(Note1, N	ote2)	_
Parame	ter	Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks	
Luminaı	nce	White at center $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	L	600	(800)	-	cd/m <sup>2</sup>	BM5A or SR-3	-	2
Contrast 1	ratio	White/Black at center $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$		TBD	(1000)	-	-	BM5A or SR-3	Note3	
Luminar uniform		White $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$	LU	-	1.1	1.25	-	BM-5A	Note4	
	33/1-24	x coordinate	Wx	0.250	0.300	0.350				
	White	y coordinate	Wy	0.265	0.315	0.365	7-7			
	D. 1	x coordinate	Rx	TBD	(0.640)	TBD	′ <u>.</u> >>			
<i>a</i> 1	Red	y coordinate	Ry	TBD	(0.330)	TBD	<u> </u>			
Chromaticity		x coordinate	Gx	TBD	(0.300)	TBD	-	SR-3	Note5	2
	Green	y coordinate	Gy	TBD	(0.620)	TBD	-			
		x coordinate	Bx	TBD	(0.150)	TBD	-			
	Blue	y coordinate	Ву	TBD	(0.060)	TBD	-			
Color ga	mut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	1 ( / / 1	65	72	-	%			
		Black to white	Ton	J-)	(14)	TBD	ms	514.44		
Response	time	White to black	Toff	-	(11)	TBD	ms	BM-5A -10000	Note6 Note7	2
		Ton + Toff	$\mathbb{Z} \cap \mathbb{Y}$	-	25	40	ms	1000	11010	
	Right	$\theta U = 0^{\circ},  \theta D = 0^{\circ},  CR \ge 10$	θR	70	88	-	0			
Viewing	Left	$\theta U = 0^{\circ},  \theta D = 0^{\circ},  CR \ge 10$	θL	70	88	-	0	BM-5A,	Notes	
angle	Up	$\theta R = 0^{\circ},  \theta L = 0^{\circ},  CR \ge 10$	θU	70	88	-	0	EZ Contrast	Note8	
	Down	$\theta R = 0^{\circ},  \theta L = 0^{\circ},  CR \ge 10$	θD	70	88	-	0			

Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 5.0V, VDDB = 12.0V, At the maximum luminance control, Display mode: SXGA, Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement methods are as follows.



Note3: See "4.11.2 Definition of contrast ratio".

Note4: See "4.11.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF = (35)°C Note7: See "4.11.4 Definition of response times". Note8: See "4.11.5 Definition of viewing angles".




#### 4.11.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

#### 4.11.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




#### 4.11.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



#### 4.11.5 Definition of viewing angles



#### 5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Condition	Estimated luminance lifetime (Life time expectancy) Note1, Note2, Note3	Unit
LED elementary substance	25°C (Ambient temperature of the product) Continuous operation, PWM: Duty 100%	70,000	h

Note1: Life time expectancy is mean time to half-luminance.

Note2: Estimated luminance lifetime is not the value for an LCD module but the value for LED elementary substance.

Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product works under high temperature environment, the lifetime becomes short.




#### 6. RELIABILITY TESTS

Test is	tem	Condition	Judgment Note1		
High temperature (Opera		① 60 ± 2°C, RH = 90%, 240hours ② Display data is white.			
Heat c (Opera	•	<ul> <li>① -20 ± 3°C1hour</li> <li>70 ± 3°C1hour</li> <li>② 50cycles, 4hours/cycle</li> <li>③ Display data is white.</li> </ul>	No display malfunctions		
Thermal (Non ope		<ul> <li>30 ± 3°C30minutes</li> <li>80 ± 3°C30minutes</li> <li>100cycles, 1hour/cycle</li> <li>Temperature transition time is within 5 minutes.</li> </ul>			
Vibrat (Non ope		<ul> <li>① 5 to 100Hz, 11.76m/s²</li> <li>② 1 minute/cycle</li> <li>③ X, Y, Z directions</li> <li>④ 10 times each directions</li> </ul>	No display malfunctions No physical damages		
Mechanica (Non ope		<ul> <li>① 294m/ s², 11ms</li> <li>② X, Y, Z directions</li> <li>③ 3 times each directions</li> </ul>	110 physical damages		
ESI (Opera		<ul> <li>① 150pF, 150Ω, ±15kV</li> <li>② 9 places on a panel surface Note2</li> <li>③ 10 times each places at 1 sec interval</li> </ul>			
Dus (Opera		<ul> <li>① Sample dust: No.15 (by JIS-Z8901)</li> <li>② 15 seconds stir</li> <li>③ 8 times repeat at 1 hour interval</li> </ul>	No dieplay malfunctions		
I our pressure	Non-operation	① 15 kPa ② -30°C±3°C24 hours ③ 80°C±3°C24 hours	No display malfunctions		
Low pressure	Operation	① 53.3 kPa ② -20°C±3°C24 hours ③ 70°C±3°C24 hours			

Note1: Display functions are checked under the same conditions as product inspection.

Note2: See the following figure for discharge points



#### 7. PRECAUTIONS

#### 7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!



This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

#### 7.2 CAUTIONS



- \* Do not touch the working backlight. There is a danger of burn injury.
- \* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: Equal to or no greater than 294m/s² and equal to or no greater than 11ms, Pressure: Equal to or no greater than 19.6 N (\$\phi16mm\$ jig))


### 2

### 7.3 ATTENTIONS



#### 7.3.1 Handling of the product

- Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② When the product is put on the table temporarily, display surface must be placed downward.
- ③ When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ④ The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws from surface of plate (product side) must be ≤ TBD mm
- ⑤ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura. Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ±0.3 mm.





NL128102AC29-17

- ⑥ Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- ② Do not push or pull the interface connectors while the product is working.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
  - Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

#### 7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
- 3 Do not operate in high magnetic field. If not, circuit boards may be broken.
- This product is not designed as radiation hardened.

#### 7.3.3 Characteristics

#### The following items are neither defects nor failures.


- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ① Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⑥ Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the LED driver board may appear on a display. Set up luminance control frequency of the LED driver board so that the interference noise does not appear.

#### 7.3.4 Others

- ① All GND, VDD, GNDB and VDDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NLT for repairing and so on.

PRELIMINARY





Note1: The values in parentheses are for reference. Note2: The torque for product mounting screws must never exceed 0.67N·m.

Unit: mm

8.2 REAR VIEW

PRELIMINARY

8:0\*97 0.291 CONNECTOR Ю Н 145 CENTER 198.0CENTER AREA NOTE HOLE ( \$20) DISPLAY MODULE PlN1 (319.0)43+1.05| (27.671) (124.8) LED DRIVER BOARD

0.67N·m. z d 4MM FROM EXCEED NOTE: 1:CONNECTOR KEEP-OUT AREA 55×45MM.EDGE 1S LOCATED 4M KEEP OUT AREA 1S SHOWN 1N CROSS-HATCH. 2:THE TORQUE FOR PRODUCT MOUNTING SCREWS MUST NEVER

Unit: mm

#### **REVISION HISTORY**

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

Edition	Document number	Prepared date	]	Revision contents and sig	nature
1st edition	DOD-PP- 1453	July 9, 2012	Revision contents  New issue		
			Writer  Approved by T. OGAWA	Checked by	Prepared by E. YOSHIMURA
2nd edition	DOD-PP- 1517	Nov. 16, 2012	Revision contents		
			<ul> <li>Input voltage for signals</li> <li>Function signals</li> <li>Function signal</li> <li>Function signal</li> <li>Function signal</li> <li>Power signal processing</li> <li>Power supply voltage: The power supply current: The power supply current: The power supply current: The power supply voltage: The power supply voltage: The power supply current: The power supply current in the power supply curre</li></ul>	typ.) mm $\rightarrow$ 22.0 (D) (max s: (2H) (min.) $\rightarrow$ 2H (min.) min.) $\rightarrow$ (800) cd/m² (typ.) .0) W (typ.) $\rightarrow$ TxSEL - VDD: (10k) $\Omega$ RATINGS  CD panel signal processin. ED driver: TBD V $\rightarrow$ -0.3 - Display signals: TBD V - Function signals: TBD V gnal for LED driver - BRT - BRT - BRT - PWS ination)  ng board  BD (min., max.) V $\rightarrow$ 4.5 BD (typ., max.) mA $\rightarrow$ (70 signal - Low: TBD (max.) $\Omega$ BD (min., max.) V $\rightarrow$ 10.8 BD (typ., max.) mA $\rightarrow$ (3, min., max.) V $\rightarrow$ (3, min., max.) V $\rightarrow$ (6; TBD (min., max.) V $\rightarrow$ (6; TBD (min., max.) V $\rightarrow$ (7) min., max.) V $\rightarrow$ (7) min., max.) V $\rightarrow$ (8) min., max.) V $\rightarrow$ (9) min., max.) V $\rightarrow$ (1) min., max.) V $\rightarrow$ (2) min., max.)	ng board: TBD V → -0.3 to +6.5 V 3 to +25.0 V → -0.3 to +2.4 V 7 → -0.3 to +3.3 V C: TBD V → -0.3 to +6.3 V T: TBD V → -0.3 to +5.5 V SEL: TBD V → -0.3 to +6.5 V (min.), 5.5 (max.) V (00) (typ.), (900) (max.) mA 0 V → (0.3) (max.) V 300) (typ.), (3,700) (max.) mA 1.0 (max.) V (2.0) (min.), (5.0) (max.) V (1.8) (min.), (5.0) (max.) V (1.8) (min.), (5.0) (max.) V (1.8) (min.), (5.0) (max.) V (1.8) (min.), (0.6) (max.) V (1.9) (2.1) (min.), (3.3) (max.) V

#### **REVISION HISTORY**

Edition	Document number	Prepared date	Revision contents and signature
2nd edition	DOD-PP-	Nov. 16,	Revision contents
	number	date	
			P22 Optical characteristics  • Luminance: TBD (typ.) cd/m² → (800) (typ.) cd/m²  • Chromaticity - (Rx, Ry): TBD (typ.) → ((0.640), (0.330)) (typ.)  - (Gx, Gy): TBD (typ.) → ((0.300), (0.620)) (typ.)  - (Bx, By): TBD (typ.) → ((0.150), (0.060)) (typ.)  • Response time - Ton: TBD (typ.) ms → (14) (typ.) ms  - Toff: TBD (typ.) ms → (11) (typ.) ms  P26 CAUTIONS  • 539 m/s² → 294 m/s² (correction)  P28 OUTLINE DRAWINGS - FRONT VIEW  • TBD → 22.0 (max.)  P29 OUTLINE DRAWINGS - REAR VIEW  • .(319.0) , (124.8) ,(179.25) (addition)  • 198.0 , 162.0 (addition)  Signature of writer  Approved by  X. Fujimoto  Checked by  Prepared by  G. Yoshimura  E. YOSHIMURA