NEC NEC LCD Technologies, Ltd.

TFT COLOR LCD MODULE

NL128102BC29-01B

48 cm (19.0 Type) SXGA LVDS interface (2port)

DATA SHEET

DOD-PD-0997 (2nd edition)

This DATA SHEET is updated document from DOD-PD-0747(1).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

CONTENTS

INTRODUCTION	2
1. OUTLINE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD panel signal processing board	
4.3.2 Backlight lamp	9
4.3.3 Power supply voltage ripple	10
4.3.4 Fuse	10
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	12
4.5.2 Backlight lamp	13
4.5.2 Backlight lamp	14
4.6 SELECTION OF LVDS DATA INPUT MAP	15
4.6.1 Mode A	
4.6.2 Mode B	
4.7 DISPLAY COLORS AND INPUT DATA SIGNALS	17
4.8 DISPLAY POSITION	
4.9 INPUT SIGNAL TIMINGS	
4.9.1 Timing characteristics	
4.9.2 Input signal timing chart	
4.10 OPTICS	
4.10.1 Optical characteristics	20
4.10.2 Definition of contrast ratio	
4.10.3 Definition of luminance uniformity	21
4.10.4 Definition of response times	
4.10.5 Definition of viewing angles	21
5. RELIABILITY TESTS	
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	
6.2 CAUTIONS	23
6.3 ATTENTIONS	23
6.3.1 Handling of the product	23
6.3.2 Environment	
6.3.3 Characteristics	24
6.3.4 Other	24
7. OUTLINE DRAWINGS	
7.1 FRONT VIEW	25
7.2 REAR VIEW	26

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102BC29-01B is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. PC, signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• Monitor for PC


1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Super-Advanced Super Fine TFT (SA-SFT))
- Wide color gamut
- High contrast
- LVDS interface
- Selectable LVDS data input map
- Edge light type (without inverter)
- Acquisition product for UL60950-1/CSA-C22.2 No.60950-1-03 (File number: E170632)

2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm					
Diagonal size of display	48cm (19.0 inches)					
Drive system	a-Si TFT active matrix					
Display color	16,777,216 colors					
Pixel	1,280 (H) × 1,024 (V) pixels					
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe					
Dot pitch	0.098 (H) × 0.294 (V) mm					
Pixel pitch	0.294 (H) × 0.294 (V) mm					
Module size	404.2 (W) × 330.0 (H) × 22.0 (D) mm (typ.)					
Weight	2,900 g (typ.)					
Contrast ratio	450:1 (typ.)					
Viewing angle	At the contrast ratio ≥10:1 • Horizontal: Right side 85° (typ.), Left side 85° (typ.) • Vertical: Up side 85° (typ.), Down side 85° (typ.)					
Designed viewing direction Viewing angle with optimum grayscale (γ =2.2): normal axis						
Polarizer surface Antiglare						
Polarizer pencil-hardness 2H (min.) [by JIS K5400]						
Color gamut At LCD panel center 72 % (typ.) [against NTSC color space]						
Response time	$Ton+Toff (10\% \longleftrightarrow 90\%)$ 20 ms (typ.)					
Luminance	$At IBL=6.0mArms / lamp$ $280cd/m^{2} (typ.)$					
Signal system	LVDS 2 port 8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)					
Power supply voltage	LCD panel signal processing board: 5.0V					
Backlight	Edge light type: 6 cold cathode fluorescent lamps (without inverter)					
Power consumption	At IBL= 6.0mArms/lamp, Checkered flag pattern 26.8 W (typ., Power dissipation of the inverter is not included.)					

3. BLOCK DIAGRAM



Note1: Connections between GND (Signal ground), FG (Frame ground) and VBLC (Lamp low voltage terminal) in the LCD module

GND - FG	Connected
GND - VBLC	Not connected
FG - VBLC	Not connected

Note2: GND and FG must be connected to customer equipment's ground, and it is recommended that GND, FG and customer inverter ground are connected together in customer equipment.

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$404.2 \pm 0.5 \text{ (W)} \times 330.0 \pm 0.5 \text{ (H)} \times 22.0 \pm 0.3 \text{ (D)}$ Note1	Note2	mm
Display area	376.32 (H) × 301.056 (V)	Note2	mm
Weight	2,900 (typ.), 3,100 (max.)		g

Note1: Excluding lamp cable, cable clamp and projections.

Note2: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Paramet	Symbol	Rating	Unit	Remarks			
Power supply	LCD panel signal processing board		VDD	-0.3 to +6.0	V	Ta = 25°C		
voltage	I	Lamp voltage	VBLH	2,000	Vrms	1a – 25 C		
Input voltage	D	visplay signals Note l	VD	0.24-12.8	V	Ta = 25°C		
for signals	F	unction signal Note2	VF	-0.3 to +2.8	V	VDD= 5.0V		
	Storage temp	Tst	-20 to +60	°C	-			
O	Front surface		Front surface erating temperature		TopF	0 to +55	°C	Note3
Operating to	emperature	Rear surface	TopR	0 to +60	°C	Note4		
				≤ 95	%	Ta ≤ 40°C		
	Relative humidity Note5		RH	≤ 85	%	40 < Ta ≤ 50°C		
				≤ 70	%	50 < Ta ≤ 55°C		
Absolute humidity Note5			АН	≤ 73 Note6	g/m ³	Ta > 55°C		
Operating altitude			-	≤ 4,850	m	0°C≤ Ta ≤ 55°C		
Storage altitude			-	≤ 13,600	m	-20°C≤ Ta ≤ 60°C		

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: TxSEL

Note3: Measured at center of LCD panel surface (including self-heat)

Note4: Measured at center of LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at $Ta = 55^{\circ}C$ and RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD	-	680 Note1	1,400 Note2	mA	at VDD = 5.0V
Permissible ripple voltage		VRP	1	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	ı	-	+100	mV	at VCM=1.2V
voltage for LVDS receiver	Low	VTL	-100	1	- 7	mV	Note3
Terminating resistance		RT	1	100	-	Ω	•
Input voltage for TxSEL High		VFH	1	High must be Op	en.	-	
signal	Low	VFL	-	-/2	0.5	V	TxSEL Note4
Input current for TxSEL signa	ıl	IFL	-80		-35	μА	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

4.3.2 Backlight lamp


(Ta=25°C, Note1)

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current	IBL	3.5	5 6.0 7.0 mArms		mArms	at IBL=6.0mArms: 280cd/m ² Note3
Lamp voltage	VBLH	-	650	-	Vrms	Note2, Note3
Lamp starting voltage	vs	1,350	-	-	Vrms	Ta = 25°C Note2, Note3
Lamp starting voltage	V S	1,550	-	-	Vrms	Ta = 0°C Note2, Note3
Lamp oscillation frequency	FO	40	48	55	kHz	Note4

Note1: This product consists of 6 backlight lamps, and these specifications are for each lamp.

Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).

Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.



$$\frac{|Pa - Pb|}{Pb} \times 100 \le 5 \%$$

$$\frac{|Sa - Sb|}{|Sb|} \times 100 \le 5 \%$$

Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part

Note4: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following.

$$FO = \frac{1}{4} \times \frac{1}{th} \times (2n-1)$$

th: Horizontal cycle (See "4.9.1 Timing characteristics".)

n: Natural number (1, 2, 3 ······)

Note5: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.

4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	5.0V	≤ 100	mVp-p


Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuse

Parameter	Fı	ise	Rating	Fusing current	Remarks
1 arameter	Туре	Supplier	Kating	r using current	Kelliaiks
VDD	KAB2402 402	Matsuo Electric Co., Ltd.	4.0 A 24 V	8 A, 1 min. max.	Note1

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE



^{*} These signals should be measured at the terminal of 100Ω resistance.

Note1: In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5V, a protection circuit may work, and then this product may not work.

Note2: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged. If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note3: VDD should be 4.5V or more while VDD ON period.

Note4: The backlight power supply voltage should be inputted within the valid period of display and function signals, in order to avoid unstable data display.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series

(Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal Signal	Remarks		
1	DA0-		Noted		
2	DA0+	Odd pixel data 0	Note1		
3	DA1-	Odd pixel data 1	Note1		
4	DA1+	Odd pixei data i	Note1		
5	DA2-	Odd pixel data 2	Note1		
6	DA2+	Odd pixer data 2	TOTO		
7	GND	Ground	Note2		
8	CKA-	Odd pixel clock	Note1		
9	CKA+	Odd pixer crock	THOICE I		
10	DA3-	Odd pixel data 3	Note1		
11	DA3+	our philip and o	110001		
12	DB0-	Even pixel data 0	Note1		
13	DB0+	1/			
14	GND	Ground	Note2		
15	DB1-	Even pixel data 1	Note1		
16	DB1+				
17	GND	Ground	Note2		
18	DB2-	Even pixel data 2	Note1		
19	DB2+				
20	CKB-	Even pixel clock	Note1		
21 22	CKB+ DB3-				
23	DB3+	Even pixel data 3	Note1		
24	GND	Ground	Note2		
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4		
26	RSVD	-	Keep this pin Open.		
27	N.C.	<u>-</u>	Keep this pin Open.		
28					
29	VDD	Power supply	Note2		
30					

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance: $50k\Omega$)

Note4: See "4.6 SELECTION OF LVDS DATA INPUT MAP".

X

X

X

X

4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. Wrong connections will cause electric shock and also break down of the product.

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Symbol Signal Remarks	
1	VBLH	High voltage (Hot)	Cable color: Pink
2	VBLC	Low voltage (Cold)	Cable color: Gray

CN202 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: White
2	VBLC	Low voltage (Cold)	Cable color: Gray

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks					
1	VBLH	High voltage (Hot)	Cable color: Red					
2	VBLC	Low voltage (Cold)	Cable color: Gray					

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks					
1	VBLH	High voltage (Hot)	Cable color: Pink					
2	VBLC	Low voltage (Cold)	Cable color: Gray					

CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

		211122 21123 1 12 (0.2.1						
Pin No.	Symbol	Signal	Remarks					
1	VBLH	High voltage (Hot)	Cable color: White					
2	VBLC	Low voltage (Cold)	Cable color: Gray					


CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB(LF)(SN) (J.S.T Mfg. Co., Ltd.)

SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks					
1	VBLH	High voltage (Hot)	Cable color: Red					
2	VBLC	Low voltage (Cold)	Cable color: Gray					

4.5.3 Positions of plugs and socket



4.6 SELECTION OF LVDS DATA INPUT MAP 4.6.1 Mode A

			_			Fransm	itter				
Inpu	ıt data	Note1	i i	Pin	DS90CI	F383, C	385 or equivale	ent			CN1
		RA0	\rightarrow	51	TXIN0			=	Note2	Pin	Symbol
1		RA1	\rightarrow	-	TXIN1		т	A1-	\rightarrow		DA0-
1		RA2	1		TXIN2			11+	\rightarrow		DA0+
1		RA3	\rightarrow		TXIN2		17	111	7		DAU
1			\rightarrow				T	ь, І		2	DA1
1		RA4	\rightarrow		TXIN4			B1-	\rightarrow		DA1-
1		RA5	\rightarrow		TXIN6		11	31+	\rightarrow	4	DA1+
lal		GA0	\rightarrow	$\overline{}$	TXIN7		ar.	<u>.</u> . ا			5.10
		GA1	\rightarrow		TXIN8			C1-	\rightarrow		DA2-
22		GA2	\rightarrow	$\overline{}$	TXIN9		TC	1+	\rightarrow		DA2+
<u> </u> 2		GA3	\rightarrow	-	TXIN12			- 1			GND
ΙĘ		GA4	\rightarrow	12	TXIN13		TCLI		\rightarrow	8	CKA-
3		GA5	\rightarrow	14	TXIN14		TCLK	(1+	\rightarrow	9	CKA+
l bi		BA0	\rightarrow	15	TXIN15			- 1			
E		BA1	\rightarrow	19	TXIN18		TI	D1-	\rightarrow	10	DA3-
l ata		BA2	\rightarrow	20	TXIN19	1st	TI)1+	\rightarrow	11	DA3+
j j		BA3	\rightarrow	22	TXIN20			- 1			
[e]		BA4	\rightarrow	23	TXIN21						
j.ć		BA5	\rightarrow	24	TXIN22						
Odd pixel data and control signal	Note3	RSVD	\rightarrow		TXIN24						
l 2		RSVD	\rightarrow	_	TXIN25						
1		DE	\rightarrow		TXIN26						
1		RA6	\rightarrow		TXIN27						
1		RA7	\rightarrow	$\overline{}$	TXIN5			- 1			
1		GA6	\rightarrow	$\overline{}$	TXIN10			- 1			
1		GA7	\rightarrow		TXIN11			- 1			
1		BA6	\rightarrow	-	TXIN16			- 1			
1		BA7	1	-	TXIN17			- 1			
1	NI -4-2	RSVD	\rightarrow		TXIN23			- 1			
1	Notes	CLK	\rightarrow		CLKIN			- 1			
	-	_	\rightarrow	_				\dashv			
1		RB0	\rightarrow		TXIN0		т	۱ ۵۰	,	1.2	DDO
1		RB1	\rightarrow		TXIN1			A2-	\rightarrow		DB0-
1		RB2	\rightarrow		TXIN2		1 2	12+	\rightarrow		DB0+
1		RB3	\rightarrow		TXIN3		æ	I			GND
1		RB4	\rightarrow		TXIN4			B2-	\rightarrow		DB1-
1		RB5	\rightarrow	$\overline{}$	TXIN6		TE	32+	\rightarrow		DB1+
V		GB0	\rightarrow	-	TXIN7			I			GND
		GB1	\rightarrow		TXIN8			C2-	\rightarrow		DB2-
\ \		GB2	\rightarrow		TXIN9		TC	2+	\rightarrow	19	DB2+
N .		GB3	\rightarrow		TXIN12						
1		GB4	\rightarrow	-	TXIN13		TCLI		\rightarrow		CKB-
data		GB5	\rightarrow	-	TXIN14		TCLk	(2+	\rightarrow	21	CKB+
ဗိ		BB0	\rightarrow		TXIN15						
		BB1	\rightarrow		TXIN18			D2-	\rightarrow		DB3-
·š		BB2	\rightarrow		TXIN19	2nd	TI)2+	\rightarrow		DB3+
Even pixe		BB3	\rightarrow	22	TXIN20					24	GND
×		BB4	\rightarrow	23	TXIN21					25	TxSEL
Ш		BB5	\rightarrow	24	TXIN22					26	RSVD
1	Note3	RSVD	\rightarrow	27	TXIN24					27	N.C.
1		RSVD	\rightarrow	28	TXIN25					28	VDD
1	Note3	RSVD	\rightarrow	30	TXIN26					29	VDD
1		RB6	\rightarrow	50	TXIN27					30	VDD
1		RB7	\rightarrow	2	TXIN5				'		
1		GB6	\rightarrow	-	TXIN10						
1		GB7	\rightarrow	-	TXIN11						
1		BB6	\rightarrow		TXIN16						
1		BB7	\rightarrow	$\overline{}$	TXIN18						
1	Note3	RSVD	\rightarrow	$\overline{}$	TXIN23						
1	. 1000	CLK	\rightarrow		CLKIN						
		CLIC	1 ′	1				_			

4.6.2 Mode B

			.			Transı	_			Ι,		
Inpu	ıt data					DF83A/R or equivalent		THC63LVD823 or	equivalent			CN1
		RA2	\rightarrow	-	TA0			R12		Note2	Pin	Symbol
1		RA3	\rightarrow	-	TA1			R13	TA1-	\rightarrow	-	DA0-
1		RA4	\rightarrow		TA2 TA3			R14 R15	TA1+	\rightarrow		DA0+
1		RA5 RA6	\rightarrow		TA4			R16	TB1-	\rightarrow	3	DA1-
1		RA7	\rightarrow		TA5			R17	TB1+	\rightarrow		DA1+
l -		GA2	\rightarrow		TA6			G12		ŕ		
signal		GA3	\rightarrow		TB0			G13	TC1-	\rightarrow	5	DA2-
Sig		GA4	\rightarrow	7	TB1		65	G14	TC1+	\rightarrow	6	DA2+
control		GA5	\rightarrow		TB2			G15			-	GND
ΙĦ		GA6	\rightarrow		TB3			G16	TCLK1-	\rightarrow	_	CKA-
		GA7	\rightarrow		TB4			G17	TCLK1+	\rightarrow	9	CKA+
and		BA2 BA3	\rightarrow		TB5 TB6			B12 B13	TD1-		10	DA3-
[2]		BA4	\rightarrow		TC0	lst		B14	TD1+	\rightarrow	_	DA3+
data		BA5	\rightarrow		TC1	150		B15	1011		11	DAST
[e]		BA6	$\stackrel{'}{ ightarrow}$		TC2			B16				
pixel		BA7	\rightarrow		TC3			B17				
Odd	Note3	RSVD	\rightarrow		TC4		7	RSVD				
Ιŏ	Note3	RSVD	\rightarrow		TC5		$\overline{}$	RSVD				
1		DE	\rightarrow		TC6			DE				
1		RA0	\rightarrow		TD0			R10				
1		RA1	\rightarrow		TD1			R11				
1		GA0 GA1	\rightarrow		TD2 TD3			G10 G11				
1		BA0	\rightarrow		TD4			B10				
1		BAI	\rightarrow		TD5			B11				
1		RSVD	\rightarrow		TD6		-					
		CLK	\rightarrow	31	CLKIN		10	CLK				
		RB2	\rightarrow	51	TA0		81	R22				
1		RB3	\rightarrow	52	TAl		82	R23	TA2-	\rightarrow	12	DB0-
1		RB4	\rightarrow	54	TA2		83	R24	TA2+	\rightarrow	13	DB0+
1		RB5	\rightarrow		TA3			R25				GND
1		RB6	\rightarrow		TA4		$\overline{}$	R26	TB2-	\rightarrow		DB1-
1		RB7	→		TA5			R27	TB2+	\rightarrow		DB1+
1		GB2 GB3	\rightarrow		TA6 TB0			G22 G23	TC2-	\rightarrow		GND DB2-
1		GB3 GB4	\rightarrow		TB1			G24	TC2+	\rightarrow		DB2+
1		GB5	\rightarrow	$\overline{}$	TB2			G25		ĺ		
1		GB6	\rightarrow	12	TB3		95	G26	TCLK2-	\rightarrow	20	CKB-
ta		GB7	\rightarrow		TB4			G27	TCLK2+	\rightarrow	21	CKB+
data		BB2	\rightarrow		TB5			B22				
xel		BB3	\rightarrow		TB6	2 1		B23	TD2-			DB3-
pixe		BB4	\rightarrow		TC0	2nd		B24	TD2+	\rightarrow	_	DB3+
Even		BB5 BB6	\rightarrow		TC1 TC2			B25 B26				GND TxSEL
E		BB7	\rightarrow		TC3			B27			-	RSVD
	Note3	RSVD	\rightarrow		TC4		-					N.C.
		RSVD	$\overset{'}{ ightarrow}$		TC5		-				-	VDD
\		RSVD	\rightarrow		TC6		-				_	VDD
1		RB0	\rightarrow	50	TD0		79	R20			30	VDD
		RBl	\rightarrow		TD1			R21		'		
		GB0	\rightarrow		TD2			G20				
		GB1	\rightarrow		TD3			G21				
		BB0	\rightarrow		TD4		$\overline{}$	B20				
	Mater	BB1 RSVD	\rightarrow		TD5 TD6		-	B21				
		RSVD CLK	\rightarrow		CLKIN		-					
		CLIX	l ′ l	51	CLIMITY		_	l .		l		

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.


Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.7 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data	signa	ıl (0: :	Low 1	evel,	1: Hiş	gh lev	vel)	(Ò					
Displa	ay colors	RA7	RA6	RA5	RA4	RA3	RA2	RAI	RA0	GA7	GA6	GA5	GA4	GA3	GA2	GA1	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
			RB6	RB5	RB4	RB3	RB2	RB1	RB0	GB7	GB6	GB5	GB4	GB3	GB2	GB1	GB0	BB7	BB6	BB5	BB4	BB3	BB2	вв1	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
l	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0,	0	0	- 1	1	1	1	1	1	1	1
STS	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
sic	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Ba	Cyan	0	0	0	0	0	0	0	0	1	1	\1	1	1	1	1	1	1	1	1	1	1	1	1	1
l	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	_1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
l	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scale	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
gray s	1					:							,	:								:			
d gr	↓					:																:			
Red	bright	1	1	1	1	1	1	0	1	0	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0
l		1	1	1	1	1/	1	1	0	0	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u> </u>	Red	1	1	<u>l</u>	1	<u> </u>	1	1	1	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
l	Black	0		0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
e e		0		0	0	0	0	0	0	0		0	0	0	0	0	1	0	0	0	0	0	0	0	0
scale	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
gray	1					:								:								:			
Green g	↓ ↓			_		:		^	0	Ι.				:				_				:	^		
Gre	bright	0	/ / [0	/ 0	0	0	0	0		1	1	1	1	1	0	I	0	0	0	0	0	0	0	0
		0	. T	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0		0	0	0	0	0	0	1	1	1	<u> 1</u>	1	1	1	1	0	0	0	0	0	0	0	0
l (Black	0		0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
<u>ə</u>		0		0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1
sca	dark ↑	0	0	0	0	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	. 0	0	1	0
gray scale	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$																								
Blue g		١ ٫		Λ	0	:	Λ	Λ	0	١ ٫		Λ	0	:	Ω	Λ		1	1	1	1	1	1	0	,
BI	bright	0	_	0	0	0	0	0	0	0		0	0	0	0	0	0	I	1	1	1	1	1	0	1
	F.1	0		0	0	0	0	0	0	0		0	0	0	0	0	0	I 1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

4.8 DISPLAY POSITION



4.9 INPUT SIGNAL TIMINGS

4.9.1 Timing characteristics

	Paramete	r	Symbol	min.	typ.	max.	Unit	Remarks	
	Free	1/tc	49	54	59	MHz	18.52 ns (typ.)		
CLK	D	outy	<u> </u>		_		-	Note2	
	Rise time	e, Fall time	-				ns	Note2	
	CLK-DATA	Setup time	-				ns		
DATA	CLK-DAIA	Hold time	-		-		ns	Note2	
	Rise time	-				ns			
		Cycle	th	12.3	15.63	20.59	μs	64.0 kHz (typ.)	
	Horizontal	Cycle	· · · ·	660	844	1,024	CLK	Note1, Note2,	
		Display period	thd	640			CLK	Note3	
	Vertical	Cycle	tv	13.1	16.6	17.5	ms	60 0 Hz (trm.)	
DE	(One frame)	Cycle	l (v	1,030	1,066	1,422	Н	60.0 Hz (typ.) Note1	
	(One name)	Display period	tvd		1,024		Н	110101	
	CLK-DE	Setup time	-	_			ns		
	CLK-DE	Hold time	-				ns	Note2	
	Rise time	e, Fall time	-				ns		


Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

Note3: "th" must keep the fluctuation within ± 1 CLK, in order to avoid image sticking.

4.9.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

4.10 OPTICS

4.10.1 Optical characteristics

(Note1, Note2)

Paramet	er	Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks
Luminar	ice	White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$		220	280	-	cd/m ²	BM5A or SR-3	<u> </u>
Contrast r	atio	White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	300	450	-	-	BM5A or SR-3	Note3
Luminance un	iformity	White $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$	LU	-	1.1	1.25	- /	BM-5A	Note4
	White	x coordinate	Wx	0.283	0.313	0.343	- ((71	
	Wille	y coordinate	Wy	0.299	0.329	0.359	\bigcirc	ヘジ	
	Red	x coordinate	Rx	0.62	0.65	0.68	- <		
Chromaticity		y coordinate	Ry	0.30	0.33	0.36	\setminus - \setminus	<i>)</i>	
Cinomaticity	Green	x coordinate	Gx	0.26	0.29	0.32	\ <u>-</u>	SR-3	Note5
	Green	y coordinate	Gy	0.59	0.62	0.65	^ -	3K-3	Notes
	Blue	x coordinate	Bx	0.11	0.14	0.17	-		
	Diuc	y coordinate	Ву	0.05	0.08	0.11	-		
Color gai	nut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	65	72	> '	%		
Response	time	Black to white	Ton		10	20	ms	BM-5A	Note6
Response	tillic	White to black	Toff	-	10	20	ms	DW-5A	Note7
	Right	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θR	70	85	-	o		
Viewing	Left	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θL	70	85	-	0	DM 54	Nat o
angle	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	≥ 70	85	-	0	BM-5A	Note8
	Down	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θD	70	85	-	0		


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 5.0V, IBL = 6.0mArms/lamp, Display mode: SXGA,

Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement method for luminance is as follows.



Note3: See "4.10.2 Definition of contrast ratio".

Note4: See "4.10.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF = 35°C

Note7: See "4.10.4 Definition of response times".

Note8: See "4.10.5 Definition of viewing angles".


4.10.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

4.10.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




4.10.4 Definition of response times

Response time is measured, the luminance changes from "black " to " white ", or " white " to " black " on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.10.5 Definition of viewing angles




5. RELIABILITY TESTS

Test i	item	Condition	Judgment Note1				
High temperatur (Opera	•	① 60 ± 2°C, RH = 60%, 240hours ② Display data is white.					
Heat o (Opera	* .	① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white.	No display malfunctions				
Thermal (Non ope		① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes.					
Vibra (Non ope		① 5 to 100Hz, 11.76m/s ² ② 1 minute/cycle ③ X, Y, Z direction ④ 10 times each directions	No display malfunctions No physical damages				
Mechanic (Non ope		① 294m/ s², 11ms ② X, Y, Z direction ③ 3 times each directions	140 physical damages				
ES (Opera		 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note2 ③ 10 times each places at 1 sec interval 	N				
Du (Opera		① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval					
I ow pressure	Operation	① 53.3 kPa (Equivalent to altitude 4,850m) ② 0°C±3°C24 hours ③ 55°C±3°C24 hours	No display malfunctions				
Low pressure	Non-operation	① 15 kPa (Equivalent to altitude 13,600m) ② -20°C±3°C24 hours ③ 60°C±3°C24 hours					

Note1: Display functions are checked under the same conditions as product inspection.

Note2: See the following figure for discharge points



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding these contents!



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

6.2 CAUTIONS



* Do not touch the working backlight. There is a danger of an electric shock.



- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² and to be not greater 11ms, Pressure: To be not greater 19.6 N (\$\phi\$16mm jig))





6.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3When the product is put on the table temporarily, display surface must be placed downward.
- When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws must be 4.0mm to 7.0mm.
- ⑤ The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion except mounting hole portion may cause display mura.
- ① Do not press or rub on the sensitive product surface. When cleaning the product surface, use of the cloth with ethanolic liquid such as screen cleaner for LCD is recommended.
- ® Do not push nor pull the interface connectors while the product is working.

- (9) If the lamp cable is attached on the metal part of the product directly, high frequency leak current to the metal part may occur, then the brightness may decrease or the lamp may not be turned on.
- When installing the lamp cable, do not locate the lamp cable on the signal processing board. A noise may occur on the display image.
- ① When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- This product is not designed as radiation hardened.

6.3.3 Characteristics

The following items are neither defects nor failures.

- 1 Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ① Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- 6 Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.

6.3.4 Other

- ① All GND and VDD terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.
- The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.

7. OUTLINE DRAWINGS 7.1 FRONT VIEW




Note1: The torque for product mounting screws must never exceed 0.67N·m. And the length of product mounting screws must be 4.0mm to 7.0mm. Note2: Excluding lamp cable, cable clamp and projections.

Unit: mm

25

DATA SHEET DOD-PD-0997 (2nd edition)



Note1: The values in parentheses are for reference. Note2: The cable of up side and down side is the same length.

Unit: mm

26